CN102594185B - Four-level topology unit and application circuit thereof - Google Patents

Four-level topology unit and application circuit thereof Download PDF

Info

Publication number
CN102594185B
CN102594185B CN201210038505.8A CN201210038505A CN102594185B CN 102594185 B CN102594185 B CN 102594185B CN 201210038505 A CN201210038505 A CN 201210038505A CN 102594185 B CN102594185 B CN 102594185B
Authority
CN
China
Prior art keywords
topology unit
level topology
electric capacity
switching tube
level
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
CN201210038505.8A
Other languages
Chinese (zh)
Other versions
CN102594185A (en
Inventor
汪洪亮
陶磊
倪华
岳秀梅
宋炀
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Sungrow Power Supply Co Ltd
Original Assignee
Sungrow Power Supply Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Sungrow Power Supply Co Ltd filed Critical Sungrow Power Supply Co Ltd
Priority to CN201210038505.8A priority Critical patent/CN102594185B/en
Publication of CN102594185A publication Critical patent/CN102594185A/en
Application granted granted Critical
Publication of CN102594185B publication Critical patent/CN102594185B/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • H—ELECTRICITY
    • H02—GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
    • H02M—APPARATUS FOR CONVERSION BETWEEN AC AND AC, BETWEEN AC AND DC, OR BETWEEN DC AND DC, AND FOR USE WITH MAINS OR SIMILAR POWER SUPPLY SYSTEMS; CONVERSION OF DC OR AC INPUT POWER INTO SURGE OUTPUT POWER; CONTROL OR REGULATION THEREOF
    • H02M7/00—Conversion of ac power input into dc power output; Conversion of dc power input into ac power output
    • H02M7/42—Conversion of dc power input into ac power output without possibility of reversal
    • H02M7/44—Conversion of dc power input into ac power output without possibility of reversal by static converters
    • H02M7/48—Conversion of dc power input into ac power output without possibility of reversal by static converters using discharge tubes with control electrode or semiconductor devices with control electrode
    • H02M7/483—Converters with outputs that each can have more than two voltages levels
    • H02M7/4837—Flying capacitor converters
    • H—ELECTRICITY
    • H02—GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
    • H02M—APPARATUS FOR CONVERSION BETWEEN AC AND AC, BETWEEN AC AND DC, OR BETWEEN DC AND DC, AND FOR USE WITH MAINS OR SIMILAR POWER SUPPLY SYSTEMS; CONVERSION OF DC OR AC INPUT POWER INTO SURGE OUTPUT POWER; CONTROL OR REGULATION THEREOF
    • H02M7/00—Conversion of ac power input into dc power output; Conversion of dc power input into ac power output
    • H02M7/42—Conversion of dc power input into ac power output without possibility of reversal
    • H02M7/44—Conversion of dc power input into ac power output without possibility of reversal by static converters
    • H02M7/48—Conversion of dc power input into ac power output without possibility of reversal by static converters using discharge tubes with control electrode or semiconductor devices with control electrode
    • H02M7/483—Converters with outputs that each can have more than two voltages levels
    • H02M7/487—Neutral point clamped inverters

Landscapes

  • Engineering & Computer Science (AREA)
  • Power Engineering (AREA)
  • Inverter Devices (AREA)

Abstract

The invention discloses a four-level topology unit comprising a first switching tube, a second switching tube, a third switching tube, a fourth switching tube, a fifth switching tube, a sixth switching tube, a first clamping diode, a second clamping diode and six diodes. Compared with the diode clamping type four-level topology unit in the prior art, the four-level topology unit disclosed by the invention has the advantages that two clamping diodes are reduced, so that the cost of an inverter is effectively reduced, the structure of the inverter is simplified and the encapsulation difficulty is lowered. Compared with the flying capacitor type four-level topology unit in the prior art, the four-level topology unit disclosed by the invention has the advantages that three capacitors can be reduced when the four-level topology unit is applied to a four-level inverter; and as the cost of the capacitor is far higher than that of the diode, the cost of the inverter is effectively reduced. The invention also discloses a variety of four-level inverters and a four-level direct-current/alternating-current converting chip.

Description

Four level topology unit and application circuits thereof
Technical field
The invention belongs to power electronic technology technical field, relate in particular to four level topology unit and application circuits thereof.
Background technology
Inverter can change direct current into alternating current.Along with development and the progress of technology, the improving constantly of people's living standard, inverter also becomes a kind of visual plant that people are emergent and go out.Current inverter mostly is diode clamp type inverter or striding capacitance type inverter.
Fig. 1 and Fig. 2 show respectively the part-structure of traditional four electrical level inverters.Wherein, Fig. 1 is the part-structure of diode clamp type four electrical level inverters, and Fig. 2 is the part-structure of striding capacitance type four electrical level inverters.In inverter structure shown in Fig. 1, produce the signal of telecommunication of four different potentials by capacitor C 1, C2 and C3, and each four level topology unit comprise six switching tubes and ten diodes; In inverter structure shown in Fig. 2, each four level topology unit comprise six switching tubes and six diodes, but in inverter, capacitor C 1, C2, C3, C4, C5 and C6 must be set and produce the signal of telecommunication of four different potentials.
Therefore, the semiconductor device quantity using in traditional diode clamp type four electrical level inverters and striding capacitance type four electrical level inverters is more, has increased the cost of inverter, and has also increased the encapsulation difficulty of inverter.
Summary of the invention
In view of this, the object of the present invention is to provide a kind of four level topology unit that are applied to four electrical level inverters, can reduce the quantity of semiconductor device in four electrical level inverters, effectively reduce cost and the encapsulation difficulty of four electrical level inverters.The invention also discloses multiple four electrical level inverters and exchange conversion chip with a kind of four level DCs.
For achieving the above object, the invention provides following technical scheme:
A kind of four level topology unit, be applied in four electrical level inverters, comprise the first switching tube, second switch pipe, the 3rd switching tube, the 4th switching tube, the 5th switching tube, the 6th switching tube, the first clamp diode, the second clamp diode and six diodes;
Described the first switching tube, second switch pipe, the 3rd switching tube, the 4th switching tube, the 5th switching tube and the 6th switching tube be diode of reverse parallel connection respectively;
The anode of DC power supply is connected to the negative terminal of described DC power supply successively by the first electric capacity, the second electric capacity and the 3rd electric capacity;
First end, the second end that the first end of described the first switching tube is connected to described the first electric capacity are connected to first node; The first end of described second switch pipe is connected to described first node, the second end is connected to Section Point; The first end of described the 5th switching tube is connected to described Section Point, the second end is connected to the 3rd node; The first end of described the 6th switching tube is connected to described the 3rd node, the second end and is connected to the second end of described the 3rd electric capacity; First end, the second end that the first end of described the 3rd switching tube is connected to described the second electric capacity are connected to the 4th node; The first end of described the 4th switching tube is connected to described Section Point, the second end is connected to described the 4th node; The anodic bonding of described the first clamp diode to the second end, the negative electrode of described the second electric capacity is connected to described first node; The anodic bonding of described the second clamp diode is connected to the second end of described the second electric capacity to described the 3rd node, negative electrode; Described Section Point is the ac output end of described four level topology unit.
Preferably,
Above-mentioned four level topology unit comprise four operation modes, are respectively:
The first operation mode, described the first switching tube and the conducting of second switch pipe, the cut-off of rest switch pipe;
The second operation mode, described the 3rd switching tube and the 4th switching tube conducting, the cut-off of rest switch pipe;
The 3rd operation mode, described second switch pipe and the 5th switching tube conducting, the cut-off of rest switch pipe;
The 4th operation mode, described the 5th switching tube and the 6th switching tube conducting, the cut-off of rest switch pipe.
Preferably,
In above-mentioned four level topology unit, the driving signal of described the first switching tube, second switch pipe, the 3rd switching tube, the 4th switching tube, the 5th switching tube and the 6th switching tube is determined with the first triangular wave and/or the second triangular wave by more sinusoidal wave, described the first triangular wave and the second triangular wave have identical frequency and amplitude, and the trough of described the first triangular wave equals the crest of described the second triangular wave;
The driving signal of described the first switching tube compares generation by described sine wave and described the first triangular wave, in the time that described sine wave is greater than described the first triangular wave described in the first switching tube conducting, otherwise cut-off;
The driving signal of described second switch pipe compares generation by backward-wave and described first triangular wave of described sine wave, in the time that the backward-wave of described sine wave is less than described the first triangular wave described in the conducting of second switch pipe, otherwise cut-off;
The driving signal of described the 3rd switching tube compares generation by described sine wave and described the second triangular wave, in the positive half period of described sine wave, the 3rd switching tube conducting described in the time that described sine wave is greater than described the second triangular wave, otherwise cut-off, in the negative half-cycle of described sine wave, the 3rd switching tube conducting described in the time that the backward-wave of described sine wave is less than described the second triangular wave, otherwise cut-off;
The driving signal of described the 4th switching tube compares generation by described sine wave and described the first triangular wave, in the time that described sine wave is less than described the first triangular wave described in the 4th switching tube conducting, otherwise cut-off;
The driving signal of described the 5th switching tube compares generation by described sine wave and described the second triangular wave, in the positive half period of described sine wave, the 5th switching tube conducting described in the time that described sine wave is less than described the second triangular wave, otherwise cut-off, in the negative half-cycle of described sine wave, the 5th switching tube conducting described in the time that the backward-wave of described sine wave is greater than described the second triangular wave, otherwise cut-off;
The driving signal of described the 6th switching tube compares generation by backward-wave and described first triangular wave of described sine wave, in the time that the backward-wave of described sine wave is greater than described the first triangular wave described in the 6th switching tube conducting, otherwise cut-off.
Preferably,
In above-mentioned four level topology unit, described switching tube is insulated gate bipolar transistor (IGBT), and described first end is collector electrode, and the second end is emitter.
A kind of single-phase full bridge four electrical level inverters, comprise electric capacity string, the one or four level topology unit and the two or four level topology unit;
Described electric capacity string is in series successively by the first electric capacity, the second electric capacity and the 3rd electric capacity, and the anode of DC power supply is connected to the negative terminal of described DC power supply successively by described the first electric capacity, the second electric capacity and the 3rd electric capacity;
Described the one or four level topology unit and the two or four level topology unit are aforementioned any four level topology unit, in described the one or four level topology unit and the two or four level topology unit, the first end of the first switching tube is all connected to the first end of described the first electric capacity, in described the one or four level topology unit and the two or four level topology unit, the second end of the 6th switching tube is all connected to the second end of described the 3rd electric capacity, in described the one or four level topology unit and the two or four level topology unit, the anode of the first clamp diode and the negative electrode of the second clamp diode are all connected to the common port of described the second electric capacity and the 3rd electric capacity, in described the one or four level topology unit and the two or four level topology unit, the first end of the 3rd switching tube is all connected to the common port of described the first electric capacity and the second electric capacity, the ac output end of described the one or four level topology unit and the two or four level topology unit is respectively as two ac output ends of described single-phase full bridge four electrical level inverters,
Drive the sinusoidal wave phase place of signal and drive 180 ° of the sinusoidal wave phase phasic differences of signal for generation of described the two or four level topology unit for generation of described the one or four level topology unit.
Preferably,
In above-mentioned single-phase full bridge four electrical level inverters, the ac output end of described the one or four level topology unit is connected to one end of an AC load, and the ac output end of described the two or four level topology unit is connected to the other end of described AC load;
In described single-phase full bridge four electrical level inverters, also comprise filter circuit, described filter circuit comprises the first inductance, the second inductance and electric capacity; Described the first inductance is series between the ac output end and described AC load of described the one or four level topology unit; Described the second inductance is series between the ac output end and described AC load of described the two or four level topology unit; Described Capacitance parallel connection is in described AC load two ends.
A kind of phase three-wire three four electrical level inverters, comprise electric capacity string, the one or four level topology unit, the two or four level topology unit and the three or four level topology unit;
Described electric capacity string is in series successively by the first electric capacity, the second electric capacity and the 3rd electric capacity, and the anode of DC power supply is connected to the negative terminal of described DC power supply successively by described the first electric capacity, the second electric capacity and the 3rd electric capacity;
Described the one or four level topology unit, the two or four level topology unit and the three or four level topology unit are aforementioned any four level topology unit, described the one or four level topology unit, in the two or four level topology unit and the three or four level topology unit, the first end of the first switching tube is all connected to the first end of described the first electric capacity, described the one or four level topology unit, in the two or four level topology unit and the three or four level topology unit, the second end of the 6th switching tube is all connected to the second end of described the 3rd electric capacity, described the one or four level topology unit, in the two or four level topology unit and the three or four level topology unit, the anode of the first clamp diode and the negative electrode of the second clamp diode are all connected to the common port of described the second electric capacity and the 3rd electric capacity, described the one or four level topology unit, in the two or four level topology unit and the three or four level topology unit, the first end of the 3rd switching tube is all connected to the common port of described the first electric capacity and the second electric capacity, described the one or four level topology unit, the ac output end of the two or four level topology unit and the three or four level topology unit is respectively as three ac output ends of described phase three-wire three four electrical level inverters,
Drive the sinusoidal wave phase place of signal, drive the sinusoidal wave phase place of signal and drive the sinusoidal wave phase place of signal to differ successively 120 ° for generation of described the three or four level topology unit for generation of described the two or four level topology unit for generation of described the one or four level topology unit.
Preferably,
In above-mentioned phase three-wire three four electrical level inverters, the ac output end of described the one or four level topology unit is connected to one end of the first AC load, the ac output end of described the two or four level topology unit is connected to one end of the second AC load, the ac output end of described the three or four level topology unit is connected to one end of the 3rd AC load, and the other end of described the first AC load, the other end of described the second AC load are connected with the other end of described the 3rd AC load;
In described phase three-wire three four electrical level inverters, also comprise filter circuit, described filter circuit comprises the first inductance, the second inductance, the 3rd inductance, the first electric capacity, the second electric capacity and the 3rd electric capacity; Described the first inductance is series between the ac output end and described the first AC load of described the one or four level topology unit; Described the second inductance is series between the ac output end and described the second AC load of described the two or four level topology unit; Described the 3rd inductance is series between the ac output end and described the 3rd AC load of described the three or four level topology unit; One end of described the first electric capacity is connected to the common port of described the first inductance and the first AC load, one end of described the second electric capacity is connected to the common port of described the second inductance and the second AC load, one end of described the 3rd electric capacity is connected to the common port of described the 3rd inductance and the 3rd AC load, and the other end of described the first electric capacity, the other end of described the second electric capacity are connected with the other end of described the 3rd electric capacity.
A kind of three-phase and four-line four electrical level inverters, comprise electric capacity string, the one or four level topology unit, the two or four level topology unit, the three or four level topology unit and the four or four level topology unit;
Described electric capacity string is in series successively by the first electric capacity, the second electric capacity and the 3rd electric capacity, and the anode of DC power supply is connected to the negative terminal of described DC power supply successively by described the first electric capacity, the second electric capacity and the 3rd electric capacity;
Described the one or four level topology unit, the two or four level topology unit, the three or four level topology unit and the four or four level topology unit are aforementioned any four level topology unit, described the one or four level topology unit, the two or four level topology unit, the first end of the first switching tube in the three or four level topology unit and the four or four level topology unit is all connected to the first end of described the first electric capacity, described the one or four level topology unit, the two or four level topology unit, in the three or four level topology unit and the four or four level topology unit, the second end of the 6th switching tube is all connected to the second end of described the 3rd electric capacity, described the one or four level topology unit, the two or four level topology unit, in the three or four level topology unit and the four or four level topology unit, the anode of the first clamp diode and the negative electrode of the second clamp diode are all connected to the common port of described the second electric capacity and the 3rd electric capacity, described the one or four level topology unit, the two or four level topology unit, in the three or four level topology unit and the four or four level topology unit, the first end of the 3rd switching tube is all connected to the common port of described the first electric capacity and the second electric capacity, described the one or four level topology unit, the two or four level topology unit, the ac output end of the three or four level topology unit and the four or four level topology unit is respectively four ac output ends of described three-phase and four-line four electrical level inverters,
Drive the sinusoidal wave phase place of signal, drive the sinusoidal wave phase place of signal and drive the sinusoidal wave phase place of signal to differ successively 120 ° for generation of the four or four level topology unit for generation of the three or four level topology unit for generation of the two or four level topology unit.
Preferably,
In above-mentioned three-phase and four-line four electrical level inverters, the ac output end of described the two or four level topology unit is connected to one end of the first AC load, the ac output end of described the three or four level topology unit is connected to one end of the second AC load, the ac output end of described the four or four level topology unit is connected to one end of the 3rd AC load, the ac output end of described the one or four level topology unit is connected to respectively one end of described the first AC load, one end of one end of described the second AC load and the 3rd AC load, the other end of described the first AC load, the other end of described the second AC load is connected with the other end of described the 3rd AC load,
In described three-phase and four-line four electrical level inverters, also comprise filter circuit, described filter circuit comprises the first inductance, the second inductance, the 3rd inductance, the first electric capacity, the second electric capacity and the 3rd electric capacity; Described the first inductance is series between the ac output end and described the first AC load of described the two or four level topology unit; Described the second inductance is series between the ac output end and described the second AC load of described the three or four level topology unit; Described the 3rd inductance is series between the ac output end and described the 3rd AC load of described the four or four level topology unit; One end of described the first electric capacity is connected to the common port of described the first inductance and the first AC load, one end of described the second electric capacity is connected to the common port of described the second inductance and the second AC load, one end of described the 3rd electric capacity is connected to the common port of described the 3rd inductance and the 3rd AC load, and the other end of the other end of described the first electric capacity, the other end of described the second electric capacity and described the 3rd electric capacity is connected to the ac output end of described the one or four level topology unit.
A kind of four level DCs exchange conversion chip, comprise above-mentioned any four level topology unit, also comprise five exits, described five exits are respectively the common port of first end, the anode of the first clamp diode and the negative electrode of the second clamp diode of first end, the 3rd switching tube of the first switching tube, the second end and the Section Point of the 6th switching tube.
As can be seen here, beneficial effect of the present invention is: four level topology unit disclosed by the invention are compared with diode clamp type four level topology unit of the prior art, reduced the use of two clamp diodes, thus effectively reduce inverter cost, simplified the structure of inverter and reduced encapsulation difficulty; Compared with striding capacitance type four level topology unit of the prior art, being applied in the process of four electrical level inverters, can reduce the use of 3 electric capacity, because the cost of electric capacity itself is far above the cost of diode, therefore effectively reduce the cost of inverter.
Accompanying drawing explanation
In order to be illustrated more clearly in the embodiment of the present invention or technical scheme of the prior art, to the accompanying drawing of required use in embodiment or description of the Prior Art be briefly described below, apparently, accompanying drawing in the following describes is some embodiments of the present invention, for those of ordinary skills, do not paying under the prerequisite of creative work, can also obtain according to these accompanying drawings other accompanying drawing.
Fig. 1 is the part-structure schematic diagram of diode clamp type four electrical level inverters in prior art;
Fig. 2 is the part-structure schematic diagram of striding capacitance type four electrical level inverters in prior art;
Fig. 3 is the circuit diagram of a kind of four level topology unit disclosed by the invention;
Fig. 4 is four level topology unit disclosed by the invention corresponding topological diagrams in the time of the first operation mode;
Fig. 5 is four level topology unit disclosed by the invention corresponding topological diagrams in the time of the second operation mode;
Fig. 6 is four level topology unit disclosed by the invention corresponding topological diagrams in the time of the 3rd operation mode;
Fig. 7 is four level topology unit disclosed by the invention corresponding topological diagrams in the time of the 4th operation mode;
Fig. 8 is the conducting sequential chart of six switching tubes in four level topology unit disclosed by the invention;
Fig. 9 is that four level DCs disclosed by the invention exchange conversion chip;
Figure 10 is the topological diagram of a kind of single-phase full bridge four electrical level inverters disclosed by the invention;
Figure 11 is the topological diagram of another kind of single-phase bridge four electrical level inverters disclosed by the invention;
Figure 12 is the topological diagram of a kind of phase three-wire three four electrical level inverters disclosed by the invention;
Figure 13 is the topological diagram of another kind of phase three-wire three four electrical level inverters disclosed by the invention;
Figure 14 is the topological diagram of a kind of three-phase and four-line four electrical level inverters disclosed by the invention;
Figure 15 is the topological diagram of another kind of three-phase and four-line four electrical level inverters disclosed by the invention.
Embodiment
In order to be described clearly, the english abbreviation and the term that hereinafter occur are carried out to brief description:
IGBT:Insulated Gate Bipolar Transistor, insulated gate bipolar transistor;
MOSFET:Metal-Oxide-Semiconductor Field-Effect Transistor, metal-oxide layer-semiconductor-field-effect transistor, is called for short metal-oxide half field effect transistor;
IGCT:Intergrated Gate Commutated Thyristors, integrated gate commutated thyristor;
IEGT:Injection Enhanced Gate Transistor is IGBT series the power electronic device more than withstand voltage 4KV of reaching.
The present invention discloses a kind of four level topology unit that are applied to four electrical level inverters, can reduce the quantity of semiconductor device in four electrical level inverters, effectively reduces cost and the encapsulation difficulty of four electrical level inverters.In addition, the invention also discloses four electrical level inverters of this four level topology unit of multiple application.
For making object, technical scheme and the advantage of the embodiment of the present invention clearer, below in conjunction with the accompanying drawing in the embodiment of the present invention, technical scheme in the embodiment of the present invention is clearly and completely described, obviously, described embodiment is the present invention's part embodiment, rather than whole embodiment.Based on the embodiment in the present invention, those of ordinary skills, not making the every other embodiment obtaining under creative work prerequisite, belong to the scope of protection of the invention.
Referring to Fig. 3, Fig. 3 is the circuit diagram of a kind of four level topology unit disclosed by the invention.
This four level topology unit comprises the first switch transistor T 1, second switch pipe T2, the 3rd switch transistor T 3, the 4th switch transistor T 4, the 5th switch transistor T 5, the 6th switch transistor T 6, the first clamp diode DB1, the second clamp diode DB2, the first diode D1, the second diode D2, the 3rd diode D3, the 4th diode D4, the 5th diode D5 and the 6th diode D6.
The anode DC+ of DC power supply 31 is connected to the negative terminal DC-of DC power supply 31 successively by the first capacitor C 1, the second capacitor C 2 and the 3rd capacitor C 3.
The first end of the first switch transistor T 1 is connected to the first end (being the anode DC+ of DC power supply 31) of the first capacitor C 1, and the second end of the first switch transistor T 1 is connected to first node a; The first end of second switch pipe T2 is connected to first node a, and the second end of second switch pipe T2 is connected to Section Point b; The first end of the 5th switch transistor T 5 is connected to Section Point b, and the second end of the 5th switch transistor T 5 is connected to the 3rd node c; The first end of the 6th switch transistor T 6 is connected to the 3rd node, and the second end of the 6th switch transistor T 6 is connected to the second end of the 3rd electric capacity; The first end of the 3rd switch transistor T 3 is connected to the first end (i.e. the second end of the first capacitor C 1, namely the common port M1 of the first capacitor C 1 and the second capacitor C 2) of the second capacitor C 2, and the second end of the 3rd switch transistor T 3 is connected to the 4th node d; The first end of the 4th switch transistor T 4 is connected to Section Point b, and the second end of the 4th switch transistor T 4 is connected to the 4th node d; Second end (i.e. the first end of the 3rd capacitor C 1, namely the common port M2 of the second capacitor C 2 and the 3rd capacitor C 3) of anodic bonding to the second capacitor C 2 of the first clamp diode DB1, the negative electrode of the first clamp diode DB1 is connected to first node a; Anodic bonding to the three node c of the second clamp diode DB2, the negative electrode of the second clamp diode DB2 is connected to second end (i.e. the first end of the 3rd capacitor C 3, namely the common port M2 of the second capacitor C 2 and the 3rd capacitor C 3) of the second capacitor C 2.
And, at the two ends of each switching tube diode of reverse parallel connection respectively, concrete: reverse parallel connection the first diode D1 between the first end of the first switch transistor T 1 and the second end, reverse parallel connection the second diode D2 between the first end of second switch pipe T2 and the second end, reverse parallel connection the 3rd diode D3 between the first end of the 3rd switch transistor T 3 and the second end, reverse parallel connection the 4th diode D4 between the first end of the 4th switch transistor T 4 and the second end, reverse parallel connection the 5th diode D5 between the first end of the 5th switch transistor T 5 and the second end, reverse parallel connection the 6th diode D6 between the first end of the 6th switch transistor T 6 and the second end.
The ac output end AC that Section Point b (being the common port of the second end of second switch pipe T2 and the first end of the 5th switch transistor T 5) is this four level topology unit.
Compared with diode clamp type four level topology unit of the prior art, in four level topology unit disclosed by the invention, only comprise two clamp diodes, reduce the usage quantity of clamp diode.
In addition, in the another kind of striding capacitance type four level topology unit that prior art provides, although removed clamp diode, but need to increase striding capacitance in order to generate many level, in each inverter, need to use 6 electric capacity, because the cost of electric capacity itself is higher, finally cause increasing of striding capacitance type inverter cost, and four level topology unit disclosed by the invention only need to use 3 electric capacity in the time being applied to four electrical level inverters, can effectively reduce the cost of inverter.
To sum up, four level topology unit disclosed by the invention are compared with diode clamp type four level topology unit of the prior art, reduced the use of two clamp diodes, thus effectively reduce inverter cost, simplified the structure of inverter and reduced encapsulation difficulty; Compared with striding capacitance type four level topology unit of the prior art, being applied in the process of four electrical level inverters, can reduce the use of 3 electric capacity, because the cost of electric capacity itself is far above the cost of diode, therefore effectively reduce the cost of inverter.
It should be noted that, above six switching tubes can be IGBT pipe, MOSFET pipe, IGCT pipe or IEGT pipe.In the time that each switching tube is IGBT pipe, its first end is collector electrode, and the second end is emitter.Be understandable that, above six switching tubes also can be selected the switching tube of other types.
It should be noted that, the diode of above switching tube reverse parallel connection can be diode independently, can be also the diode together with switching tube encapsulation and integration.
Four level topology unit disclosed by the invention have four kinds of operation modes, and every kind of operation mode has two switching tube conductings, below in conjunction with accompanying drawing, four of four level topology unit kinds of operation modes are elaborated.
Refer to Fig. 4～Fig. 7, Fig. 4～Fig. 7 is respectively four level topology unit disclosed by the invention corresponding topological diagram in the time of the first operation mode, the second operation mode, the 3rd operation mode and the 4th operation mode.
It should be noted that do not have the switching tube of pulsed drive to illustrate with fine line in the drawings, have the switching tube of pulsed drive and the path of conducting to illustrate with heavy line.
The first operation mode: the first switch transistor T 1 and the equal conducting of second switch pipe T2, rest switch pipe all ends.In the time that ac output end AC flows out electric current, current path is: DC power supply anode DC+-the first switch transistor T 1-second switch pipe T2-ac output end AC.When by ac output end AC inflow current, current path is: ac output end AC-second diode D2-the first diode D1-DC power supply anode DC-.
The second operation mode: the 3rd switch transistor T 3 and the 4th switch transistor T 4 conductings, rest switch pipe all ends.In the time that ac output end AC flows out electric current, current path is: first end M1-the 3rd switch transistor T 3-the 4th diode D4-ac output end AC of the second capacitor C 2.When by ac output end AC inflow current, current path is: the first end M1 of ac output end AC-the 4th switch transistor T 4-the 3rd diode D3-the second electric capacity.
The 3rd operation mode: second switch pipe T2 and the equal conducting of the 5th switch transistor T 5, rest switch pipe all ends.In the time that ac output end AC flows out electric current, current path is: the first end M2-first clamp diode DB1-second switch pipe T2-ac output end AC of the 3rd capacitor C 3.When by ac output end AC inflow current, current path is: the first end M2 of ac output end AC-the 5th switch transistor T 5-the second clamp diode DB2-the 3rd capacitor C 3.
The 4th operation mode: the 5th switch transistor T 5 and the equal conducting of the 6th switch transistor T 6, rest switch pipe all ends.In the time that ac output end AC flows out electric current, current path is: DC power supply negative terminal DC--the 6th diode D6-the 5th diode D5-ac output end AC.When by ac output end AC inflow current, current path is: ac output end AC-the 5th switch transistor T 5-the 6th switch transistor T 6-DC power supply negative terminal.
It should be noted that:
At the first operation mode, although loaded driving signal in the 3rd switch transistor T 3, be the voltage of DC+ end due to what add on ac output end AC now, now the 4th diode D4 bears back-pressure blocking-up electric current, therefore not conducting current flowing of the 3rd switch transistor T 3.This is the Pulse Design in order to simplify the 3rd switch transistor T 3.
At the second operation mode, although loaded driving signal on second switch pipe T2, but be the voltage of M1 end due to what add on ac output end AC now, now the first clamp diode DB1 bears back-pressure blocking-up electric current, and therefore second switch pipe T2 does not have conducting current flowing.This is the Pulse Design in order to simplify second switch pipe T2.
At the 3rd operation mode and the 4th operation mode, although loaded driving signal in the 4th switch transistor T 4, but be the voltage of M2 end or DC-end due to what add on ac output end AC now, now the 3rd diode D3 bears back-pressure blocking-up electric current, therefore not conducting current flowing of the 4th switch transistor T 4.This is the Pulse Design in order to simplify the 4th switch transistor T 4.
Referring to Fig. 8, Fig. 8 is the conducting sequential chart of six switching tubes in four level topology unit disclosed by the invention.
In Fig. 8, the waveform of upper end comprises two triangular waves (being respectively the first triangular wave A and the second triangular wave B) and a sinusoidal wave Z, wherein, the first triangular wave A, the second triangular wave B have identical frequency and identical amplitude, and the trough of the first triangular wave A equals the crest of the second triangular wave B.
S1～S6 in Fig. 8 is respectively the driving signal that loads on switch transistor T 1～T6 control end, in the time that the driving signal of switching tube is high level, and corresponding switching tube conducting, in the time that the driving signal of switching tube is low level, corresponding switching tube cut-off.S1～S6 is by more sinusoidal wave Z and the first triangular wave A and/or the second triangular wave B generation.
Vao in Fig. 8 is the voltage on ac output end AC.
The driving signal S1 of the first switch transistor T 1 compares generation by sinusoidal wave Z and the first triangular wave A, the first switch transistor T 1 conducting in the time that sinusoidal wave Z is greater than the first triangular wave A, otherwise cut-off.
The driving signal S2 of second switch pipe T2 compares generation by backward-wave and the first triangular wave A of sinusoidal wave Z, second switch pipe T2 conducting in the time that the backward-wave of sinusoidal wave Z is less than the first triangular wave A, otherwise cut-off.
The driving signal S3 of the 3rd switch transistor T 3 compares generation by sinusoidal wave Z and the second triangular wave B, in the positive half period of sinusoidal wave Z, and the 3rd switch transistor T 3 conductings in the time that sinusoidal wave Z is greater than the second triangular wave B, otherwise cut-off; In the negative half-cycle of sinusoidal wave Z, the 3rd switch transistor T 3 conductings in the time that the backward-wave of sinusoidal wave Z is less than the second triangular wave B, otherwise cut-off.
The driving signal S4 of the 4th switch transistor T 4 compares generation by sinusoidal wave Z and the first triangular wave A, the 4th switch transistor T 4 conductings in the time that sinusoidal wave Z is less than the first triangular wave A, otherwise cut-off.
The driving signal S5 of the 5th switch transistor T 5 compares generation by sinusoidal wave Z and the second triangular wave B, in the positive half period of sinusoidal wave Z, and the 5th switch transistor T 5 conductings in the time that sinusoidal wave Z is less than the second triangular wave B, otherwise cut-off; In the negative half-cycle of sinusoidal wave Z, the 5th switch transistor T 5 conductings in the time that the backward-wave of sinusoidal wave Z is greater than the second triangular wave B, otherwise cut-off.
The driving signal S6 of the 6th switch transistor T 6 compares generation by backward-wave and the first triangular wave A of sinusoidal wave Z, the 6th switch transistor T 6 conductings in the time that the backward-wave of sinusoidal wave Z is greater than the first triangular wave A, otherwise cut-off.
The invention also discloses four electrical level inverters of the above-mentioned four level topology unit of application, compare with four electrical level inverters of identical standard in prior art, can effectively reduce the cost of inverter, the structure of simplification inverter, thereby reduce encapsulation difficulty.
It should be noted that, four electrical level inverters comprise single-phase full-bridge inverter, phase three-wire three four electrical level inverters and three-phase and four-line four electrical level inverters.This three's identical point is: include the electric capacity string that is connected to DC power supply two ends; Difference is: in single-phase full-bridge inverter, comprise two four level topology unit, comprise three four level topology unit in phase three-wire three four electrical level inverters, comprise four four level topology unit in three-phase and four-line four electrical level inverters.But, annexation between four level topology unit and electric capacity string in each inverter, with and the course of work basically identical.The structure of four electrical level inverters to various standards describes respectively below.
Referring to Figure 10, Figure 10 is the topological diagram of a kind of single-phase full bridge four electrical level inverters disclosed by the invention.
These single-phase full bridge four electrical level inverters comprise electric capacity string the 32, the 1 level topology unit the 33 and the 24 level topology unit 34.Wherein:
Electric capacity string 32 is in series successively by the first capacitor C 1, the second capacitor C 2 and the 3rd capacitor C 3.In working order, the anode of DC power supply 31 is connected to the negative terminal of DC power supply 31 successively by the first capacitor C 1, the second capacitor C 2 and the 3rd capacitor C 3.
The one or four level topology unit 33 and the two or four level topology unit 34 are the present invention's disclosed any four level topology unit above, the structure of the one or four level topology unit 33 and the two or four level topology unit 34 and and electric capacity string 32 between annexation consistent.
Concrete, the first end of the first switching tube in the one or four level topology unit the 33 and the 24 level topology unit 34 is all connected to the first end (being the anode of DC power supply 31) of the first capacitor C 1, the second end of the 6th switching tube in the one or four level topology unit the 33 and the 24 level topology unit 34 is all connected to second end (being the negative terminal of DC power supply 31) of the 3rd capacitor C 3, in the one or four level topology unit the 33 and the 24 level topology unit 34, the anode of the first clamp diode and the negative electrode of the second clamp diode are all connected to the common port of the second capacitor C 2 and the 3rd capacitor C 3, the first end of the 3rd switching tube in the one or four level topology unit the 33 and the 24 level topology unit 34 is all connected to the common port of the first capacitor C 1 and the second capacitor C 2, the ac output end AC of the one or four level topology unit the 33 and the 24 level topology unit 34 is respectively as two ac output ends of single-phase full bridge four electrical level inverters.
It should be noted that, four operation modes that in the electrical level inverter of single-phase full bridge four shown in Figure 10, each four level topology unit has, and the conducting sequential of four six switching tubes in level topology unit is all consistent with four level topology unit shown in Fig. 3, does not repeat them here.In addition, in four electrical level inverters of single-phase full bridge shown in Figure 10 of the present invention, for generation of the sinusoidal wave phase place of the driving signal of the one or four level topology unit 33 and for generation of 180 ° of the sinusoidal wave phase phasic differences of the driving signal of the two or four level topology unit 34.
When four electrical level inverters of single-phase full bridge shown in Figure 10 of the present invention in use, ac output end AC in the one or four level topology unit 33 can be connected to one end of an AC load, and the ac output end AC in the two or four level topology unit 34 can be connected to the other end of this AC load.
In addition, can further in the electrical level inverter of single-phase full bridge four shown in Figure 10, increase filter circuit, as shown in figure 11.
This filtered circuit comprises the first inductance L 1, the second inductance L 2 and capacitor C.
Wherein, the first inductance L 1 is series at ac output end AC and the AC load V of the one or four level topology unit 33 gbetween, the second inductance L 2 is series at ac output end AC and the AC load V of the two or four level topology unit 34 gbetween, capacitor C is parallel to AC load V gtwo ends.
Single-phase full bridge four electrical level inverters disclosed by the invention are compared with diode clamp type single-phase full bridge of the prior art four electrical level inverters, in each four level topology unit, all reduce the use of two clamp diodes, therefore, single-phase full bridge four electrical level inverters disclosed by the invention are compared with diode clamp type single-phase full bridge four electrical level inverters, reduced the usage quantity of diode, thus effectively reduce inverter cost, simplified the structure of inverter and reduced its encapsulation difficulty; Compared with striding capacitance type single-phase full bridge of the prior art four electrical level inverters, reduce the use of 3 electric capacity, because the cost of electric capacity is far above the cost of diode, therefore effectively reduce the cost of inverter.
Referring to Figure 12, Figure 12 is the topological diagram of a kind of phase three-wire three four electrical level inverters disclosed by the invention.
These phase three-wire three four electrical level inverters comprise electric capacity string the 32, the 1 level topology unit the 33, the 24 level topology unit the 34 and the 34 level topology unit 35.Wherein:
Electric capacity string 32 is in series successively by the first capacitor C 1, the second capacitor C 2 and the 3rd capacitor C 3.In working order, the anode of DC power supply 31 is connected to the negative terminal of DC power supply 31 successively by the first capacitor C 1, the second capacitor C 2 and the 3rd capacitor C 3.
The one or four level topology unit the 33, the 24 level topology unit 34 and the three or four level topology unit 35 are the present invention's disclosed any four level topology unit above, the structure of the one or four level topology unit the 33, the 24 level topology unit 34 and the three or four level topology unit 35 and and electric capacity string 32 between annexation consistent.
Concrete, the one or four level topology unit 33, the first end of the first switching tube in the two or four level topology unit the 34 and the 34 level topology unit 35 is all connected to the first end (being the anode of DC power supply 31) of the first capacitor C 1, the one or four level topology unit 33, the second end of the 6th switching tube in the two or four level topology unit the 34 and the 34 level topology unit 35 is all connected to second end (being the negative terminal of DC power supply 31) of the 3rd capacitor C 3, the one or four level topology unit 33, in the two or four level topology unit the 34 and the 34 level topology unit 35, the anode of the first clamp diode and the negative electrode of the second clamp diode are all connected to the common port of the second capacitor C 2 and the 3rd capacitor C 3, the one or four level topology unit 33, the first end of the 3rd switching tube in the two or four level topology unit the 34 and the 34 level topology unit 34 is all connected to the common port of the first capacitor C 1 and the second capacitor C 2, the one or four level topology unit 33, the ac output end AC of the two or four level topology unit the 34 and the 34 level topology unit 35 is respectively as three ac output ends of phase three-wire three four electrical level inverters.
It should be noted that, four operation modes that in the electrical level inverter of phase three-wire three four shown in Figure 12, each four level topology unit has, and the conducting sequential of four six switching tubes in level topology unit is all consistent with four level topology unit shown in Fig. 3, does not repeat them here.Simultaneously, in four electrical level inverters of phase three-wire three shown in Figure 12 of the present invention, for generation of the sinusoidal wave phase place of the driving signal of the one or four level topology unit 33, differ successively 120 ° for generation of the sinusoidal wave phase place of the driving signal of the two or four level topology unit 34 and for generation of the sinusoidal wave phase place of the driving signal of the three or four level topology unit 35.
When four electrical level inverters of phase three-wire three shown in Figure 10 of the present invention in use, the ac output end AC in the one or four level topology unit 33 can be connected to the first AC load v g1one end, the ac output end AC in the two or four level topology unit 34 can be connected to the second AC load v g2one end, the ac output end AC of the three or four level topology unit 35 can be connected to the 3rd AC load v g3one end, and each AC load v g1, v g2and v g3the other end link together, as shown in figure 13.
In addition, in phase three-wire three four electrical level inverters, filter circuit can also be set, referring to Figure 13.
This filter circuit comprises the first inductance L 1, the second inductance L 2, the 3rd inductance L 3, the first capacitor C 1, the second capacitor C 2 and the 3rd capacitor C 3.
Wherein, the first inductance L 1 is series at ac output end AC and the first AC load v of the one or four level topology unit 33 g1between; The second inductance L 2 is series at ac output end AC and the second AC load v of the two or four level topology unit 34 g2between; The 3rd inductance L 3 is series at ac output end AC and the 3rd AC load v of the three or four level topology unit 35 g3between; One end of the first capacitor C 1 is connected to the first inductance L 1 and the first AC load v g1common port, one end of the second capacitor C 2 is connected to the second inductance L 2 and the second AC load v g2common port, one end of the 3rd capacitor C 3 is connected to the 3rd inductance L 3 and the 3rd AC load v g3common port, and the other end of the first capacitor C 1, the other end of the second capacitor C 2 are connected with the other end of the 3rd capacitor C 3.
Phase three-wire three four electrical level inverters disclosed by the invention are compared with diode clamp type phase three-wire three of the prior art four electrical level inverters, in each four level topology unit, all reduce the use of two clamp diodes, therefore, phase three-wire three four electrical level inverters disclosed by the invention are compared with diode clamp type phase three-wire three four electrical level inverters, reduced the usage quantity of diode, thus effectively reduce inverter cost, simplified the structure of inverter and reduced its encapsulation difficulty; Compared with striding capacitance type phase three-wire three of the prior art four electrical level inverters, reduce the use of 3 electric capacity, because the cost of electric capacity is far above the cost of diode, therefore effectively reduce the cost of inverter.
Referring to Figure 14, Figure 14 is the topological diagram of a kind of three-phase and four-line four electrical level inverters disclosed by the invention.
These three-phase and four-line four electrical level inverters comprise electric capacity string the 32, the 1 level topology unit the 33, the 24 level topology unit the 34, the 34 level topology unit the 35 and the 44 level topology unit 36.Wherein:
Electric capacity string 32 is in series successively by the first capacitor C 1, the second capacitor C 2 and the 3rd capacitor C 3.In working order, the anode of DC power supply 31 is connected to the negative terminal of DC power supply 31 successively by the first capacitor C 1, the second capacitor C 2 and the 3rd capacitor C 3.
The one or four level topology unit the 33, the 24 level topology unit the 34, the 34 level topology unit 35 and the four or four level topology unit 36 are the present invention's disclosed any four level topology unit above, the structure of the one or four level topology unit the 33, the 24 level topology unit the 34, the 34 level topology unit 35 and the four or four level topology unit 36 and and electric capacity string 32 between annexation consistent.
Concrete, the one or four level topology unit 33, the two or four level topology unit 34, the first end of the first switching tube in the three or four level topology unit the 35 and the 44 level topology unit 36 is all connected to the first end (being the anode of DC power supply 31) of the first capacitor C 1, the one or four level topology unit 33, the two or four level topology unit 34, the second end of the 6th switching tube in the three or four level topology unit the 35 and the 44 level topology unit 36 is all connected to second end (being the negative terminal of DC power supply 31) of the 3rd electric capacity, the one or four level topology unit 33, the two or four level topology unit 34, in the three or four level topology unit the 35 and the 44 level topology unit 36, the anode of the first clamp diode and the negative electrode of the second clamp diode are all connected to the common port of the second capacitor C 2 and the 3rd capacitor C 3, the one or four level topology unit 33, the two or four level topology unit 34, the first end of the 3rd switching tube in the three or four level topology unit the 35 and the 44 level topology unit 36 is all connected to the common port of the first capacitor C 1 and the second capacitor C 2, the one or four level topology unit 33, the two or four level topology unit 34, the ac output end AC of the three or four level topology unit the 35 and the 44 level topology unit 36 is respectively four ac output ends of three-phase and four-line four electrical level inverters.
It should be noted that, four operation modes that in the electrical level inverter of three-phase and four-line four shown in Figure 14, each four level topology unit has, and the conducting sequential of four six switching tubes in level topology unit is all consistent with four level topology unit shown in Fig. 3, does not repeat them here.Simultaneously, in the electrical level inverter of three-phase and four-line four shown in Figure 14, for generation of the sinusoidal wave phase place of the driving signal of the two or four level topology unit 34, differ successively 120 ° for generation of the sinusoidal wave phase place of the driving signal of the three or four level topology unit 35 and for generation of the sinusoidal wave phase place of the driving signal of the four or four level topology unit 36, and set according to practical application scene for generation of the sinusoidal wave phase place of the driving signal of the one or four level topology unit 33.
When four electrical level inverters of three-phase and four-line shown in Figure 14 of the present invention in use, the ac output end AC of the two or four level topology unit 34 is connected to the first AC load v g1one end, the ac output end AC of the three or four level topology unit 35 is connected to the second AC load v g2one end, the ac output end AC of the four or four level topology unit 36 is connected to the 3rd AC load v g3one end, the ac output end AC of the one or four level topology unit 33 is connected to respectively the first AC load v g1one end, the second AC load v g2one end and the 3rd AC load v g3one end, and, the first AC load v g1the other end, the second AC load v g2the other end and the 3rd AC load v g3the other end link together, as shown in figure 15.
In addition, in three-phase and four-line four electrical level inverters, filter circuit can also be set, referring to Figure 15.
This filter circuit comprises the first inductance L 1, the second inductance L 2, the 3rd inductance L 3, the first capacitor C 1, the second capacitor C 2 and the 3rd capacitor C 3.
Wherein, the first inductance L 1 is series at ac output end AC and the first AC load v of the two or four level topology unit 34 g1between; The second inductance L 2 is series at ac output end AC and the second AC load v of the three or four level topology unit 35 g2between; The 3rd inductance L 3 is series at ac output end AC and the 3rd AC load v of the four or four level topology unit 36 g3between; One end of the first capacitor C 1 is connected to the first inductance L 1 and the first AC load v g1common port, one end of the second capacitor C 2 is connected to the second inductance L 2 and the second AC load v g2common port, one end of the 3rd capacitor C 3 is connected to the 3rd inductance L 3 and the 3rd AC load v g3common port, and the other end of the other end of the first capacitor C 1, the other end of the second capacitor C 2 and the 3rd capacitor C 3 is connected to the ac output end AC of the one or four level topology unit 33.
Three-phase and four-line four electrical level inverters disclosed by the invention are compared with diode clamp type three-phase and four-line of the prior art four electrical level inverters, in each four level topology unit, all reduce the use of two clamp diodes, therefore, three-phase and four-line four electrical level inverters disclosed by the invention are compared with diode clamp type three-phase and four-line four electrical level inverters, reduced the usage quantity of diode, thus effectively reduce inverter cost, simplified the structure of inverter and reduced its encapsulation difficulty; Compared with striding capacitance type three-phase and four-line of the prior art four electrical level inverters, reduce the use of 3 electric capacity,
To sum up, four electrical level inverters disclosed by the invention, can be single-phase full bridge system, three-phase three-wire system and three-phase four-wire system, compare with diode clamp type four electrical level inverters of identical standard, in each four level topology unit, all reduced the use of two clamp diodes, thus effectively reduce inverter cost, simplified the structure of inverter and reduced its encapsulation difficulty; Compare with striding capacitance type four electrical level inverters of identical standard, reduced the use of 3 electric capacity, because the cost of electric capacity is far above the cost of diode, therefore effectively reduce the cost of inverter.
The invention also discloses a kind of four level DCs and exchange conversion chip, see Fig. 9.Be packaged with four level topology unit therein, this four level topology unit is that (concrete structure is referring to describing above for above-mentioned disclosed any one the four level topology unit of the application, do not repeat them here), this four level DC exchanges conversion chip and also comprises five exits, and these five exits are respectively the common port of first end, the anode of the first clamp diode and the negative electrode of the second clamp diode of first end, the 3rd switching tube of the first switching tube, the second end and the Section Point of the 6th switching tube.
In this specification, each embodiment adopts the mode of going forward one by one to describe, and what each embodiment stressed is and the difference of other embodiment, between each embodiment identical similar part mutually referring to.For the disclosed device of embodiment, because it corresponds to the method disclosed in Example, so description is fairly simple, relevant part illustrates referring to method part.
To the above-mentioned explanation of the disclosed embodiments, make professional and technical personnel in the field can realize or use the present invention.To be apparent for those skilled in the art to the multiple modification of these embodiment, General Principle as defined herein can, in the situation that not departing from the spirit or scope of the present invention, realize in other embodiments.Therefore, the present invention will can not be restricted to these embodiment shown in this article, but will meet the widest scope consistent with principle disclosed herein and features of novelty.

Claims (10)

1. a level topology unit, be applied in four electrical level inverters, it is characterized in that, comprise the first switching tube, second switch pipe, the 3rd switching tube, the 4th switching tube, the 5th switching tube, the 6th switching tube, the first clamp diode, the second clamp diode and six diodes;
Described the first switching tube, second switch pipe, the 3rd switching tube, the 4th switching tube, the 5th switching tube and the 6th switching tube be in six diodes described in reverse parallel connection respectively;
The anode of DC power supply is connected to the negative terminal of described DC power supply successively by the first electric capacity, the second electric capacity and the 3rd electric capacity;
The first end of described the first switching tube is connected to the first end of described the first electric capacity, the second end of described the first switching tube is connected to first node; The first end of described second switch pipe is connected to described first node, the second end is connected to Section Point; The first end of described the 5th switching tube is connected to described Section Point, the second end is connected to the 3rd node; The first end of described the 6th switching tube is connected to described the 3rd node, the second end and is connected to the second end of described the 3rd electric capacity; First end, the second end that the first end of described the 3rd switching tube is connected to described the second electric capacity are connected to the 4th node; The first end of described the 4th switching tube is connected to described Section Point, the second end is connected to described the 4th node; The anodic bonding of described the first clamp diode to the second end, the negative electrode of described the second electric capacity is connected to described first node; The anodic bonding of described the second clamp diode is connected to the second end of described the second electric capacity to described the 3rd node, negative electrode; Described Section Point is the ac output end of described four level topology unit.
2. four level topology unit according to claim 1, is characterized in that, described four level topology unit comprise four operation modes, are respectively:
The first operation mode, described the first switching tube and the conducting of second switch pipe, the cut-off of rest switch pipe;
The second operation mode, described the 3rd switching tube and the 4th switching tube conducting, the cut-off of rest switch pipe;
The 3rd operation mode, described second switch pipe and the 5th switching tube conducting, the cut-off of rest switch pipe;
The 4th operation mode, described the 5th switching tube and the 6th switching tube conducting, the cut-off of rest switch pipe.
3. four level topology unit according to claim 2, it is characterized in that, the driving signal of described the first switching tube, second switch pipe, the 3rd switching tube, the 4th switching tube, the 5th switching tube and the 6th switching tube is determined with the first triangular wave and/or the second triangular wave by more sinusoidal wave, described the first triangular wave and the second triangular wave have identical frequency and amplitude, and the trough of described the first triangular wave equals the crest of described the second triangular wave;
The driving signal of described the first switching tube compares generation by described sine wave and described the first triangular wave, in the time that described sine wave is greater than described the first triangular wave described in the first switching tube conducting, otherwise cut-off;
The driving signal of described second switch pipe compares generation by backward-wave and described first triangular wave of described sine wave, in the time that the backward-wave of described sine wave is less than described the first triangular wave described in the conducting of second switch pipe, otherwise cut-off;
The driving signal of described the 3rd switching tube compares generation by described sine wave and described the second triangular wave, in the positive half period of described sine wave, the 3rd switching tube conducting described in the time that described sine wave is greater than described the second triangular wave, otherwise cut-off, in the negative half-cycle of described sine wave, the 3rd switching tube conducting described in the time that the backward-wave of described sine wave is less than described the second triangular wave, otherwise cut-off;
The driving signal of described the 4th switching tube compares generation by described sine wave and described the first triangular wave, in the time that described sine wave is less than described the first triangular wave described in the 4th switching tube conducting, otherwise cut-off;
The driving signal of described the 5th switching tube compares generation by described sine wave and described the second triangular wave, in the positive half period of described sine wave, the 5th switching tube conducting described in the time that described sine wave is less than described the second triangular wave, otherwise cut-off, in the negative half-cycle of described sine wave, the 5th switching tube conducting described in the time that the backward-wave of described sine wave is greater than described the second triangular wave, otherwise cut-off;
The driving signal of described the 6th switching tube compares generation by backward-wave and described first triangular wave of described sine wave, in the time that the backward-wave of described sine wave is greater than described the first triangular wave described in the 6th switching tube conducting, otherwise cut-off.
4. single-phase full bridge four electrical level inverters, is characterized in that, comprise electric capacity string, the one or four level topology unit and the two or four level topology unit;
Described electric capacity string is in series successively by the first electric capacity, the second electric capacity and the 3rd electric capacity, and the anode of DC power supply is connected to the negative terminal of described DC power supply successively by described the first electric capacity, the second electric capacity and the 3rd electric capacity;
Described the one or four level topology unit and the two or four level topology unit are four level topology unit described in claims 1 to 3 any one, in described the one or four level topology unit and the two or four level topology unit, the first end of the first switching tube is all connected to the first end of described the first electric capacity, in described the one or four level topology unit and the two or four level topology unit, the second end of the 6th switching tube is all connected to the second end of described the 3rd electric capacity, in described the one or four level topology unit and the two or four level topology unit, the anode of the first clamp diode and the negative electrode of the second clamp diode are all connected to the common port of described the second electric capacity and the 3rd electric capacity, in described the one or four level topology unit and the two or four level topology unit, the first end of the 3rd switching tube is all connected to the common port of described the first electric capacity and the second electric capacity, the ac output end of described the one or four level topology unit and the two or four level topology unit is respectively as two ac output ends of described single-phase full bridge four electrical level inverters,
Drive the sinusoidal wave phase place of signal and drive 180 ° of the sinusoidal wave phase phasic differences of signal for generation of described the two or four level topology unit for generation of described the one or four level topology unit.
5. single-phase full bridge four electrical level inverters according to claim 4, is characterized in that:
The ac output end of described the one or four level topology unit is connected to one end of an AC load, and the ac output end of described the two or four level topology unit is connected to the other end of described AC load;
In described single-phase full bridge four electrical level inverters, also comprise filter circuit, described filter circuit comprises the first inductance, the second inductance and electric capacity; Described the first inductance is series between the ac output end and described AC load of described the one or four level topology unit; Described the second inductance is series between the ac output end and described AC load of described the two or four level topology unit; Described Capacitance parallel connection is in described AC load two ends.
6. phase three-wire three four electrical level inverters, is characterized in that, comprise electric capacity string, the one or four level topology unit, the two or four level topology unit and the three or four level topology unit;
Described electric capacity string is in series successively by the first electric capacity, the second electric capacity and the 3rd electric capacity, and the anode of DC power supply is connected to the negative terminal of described DC power supply successively by described the first electric capacity, the second electric capacity and the 3rd electric capacity;
Described the one or four level topology unit, the two or four level topology unit and the three or four level topology unit are four level topology unit described in claims 1 to 3 any one, described the one or four level topology unit, in the two or four level topology unit and the three or four level topology unit, the first end of the first switching tube is all connected to the first end of described the first electric capacity, described the one or four level topology unit, in the two or four level topology unit and the three or four level topology unit, the second end of the 6th switching tube is all connected to the second end of described the 3rd electric capacity, described the one or four level topology unit, in the two or four level topology unit and the three or four level topology unit, the anode of the first clamp diode and the negative electrode of the second clamp diode are all connected to the common port of described the second electric capacity and the 3rd electric capacity, described the one or four level topology unit, in the two or four level topology unit and the three or four level topology unit, the first end of the 3rd switching tube is all connected to the common port of described the first electric capacity and the second electric capacity, described the one or four level topology unit, the ac output end of the two or four level topology unit and the three or four level topology unit is respectively as three ac output ends of described phase three-wire three four electrical level inverters,
Drive the sinusoidal wave phase place of signal, drive the sinusoidal wave phase place of signal and drive the sinusoidal wave phase place of signal to differ successively 120 ° for generation of described the three or four level topology unit for generation of described the two or four level topology unit for generation of described the one or four level topology unit.
7. phase three-wire three four electrical level inverters according to claim 6, is characterized in that:
The ac output end of described the one or four level topology unit is connected to one end of the first AC load, the ac output end of described the two or four level topology unit is connected to one end of the second AC load, the ac output end of described the three or four level topology unit is connected to one end of the 3rd AC load, and the other end of described the first AC load, the other end of described the second AC load are connected with the other end of described the 3rd AC load;
In described phase three-wire three four electrical level inverters, also comprise filter circuit, described filter circuit comprises the first inductance, the second inductance, the 3rd inductance, the first electric capacity, the second electric capacity and the 3rd electric capacity; Described the first inductance is series between the ac output end and described the first AC load of described the one or four level topology unit; Described the second inductance is series between the ac output end and described the second AC load of described the two or four level topology unit; Described the 3rd inductance is series between the ac output end and described the 3rd AC load of described the three or four level topology unit; One end of described the first electric capacity is connected to the common port of described the first inductance and the first AC load, one end of described the second electric capacity is connected to the common port of described the second inductance and the second AC load, one end of described the 3rd electric capacity is connected to the common port of described the 3rd inductance and the 3rd AC load, and the other end of described the first electric capacity, the other end of described the second electric capacity are connected with the other end of described the 3rd electric capacity.
8. three-phase and four-line four electrical level inverters, is characterized in that, comprise electric capacity string, the one or four level topology unit, the two or four level topology unit, the three or four level topology unit and the four or four level topology unit;
Described electric capacity string is in series successively by the first electric capacity, the second electric capacity and the 3rd electric capacity, and the anode of DC power supply is connected to the negative terminal of described DC power supply successively by described the first electric capacity, the second electric capacity and the 3rd electric capacity;
Described the one or four level topology unit, the two or four level topology unit, the three or four level topology unit and the four or four level topology unit are four level topology unit described in claims 1 to 3 any one, described the one or four level topology unit, the two or four level topology unit, the first end of the first switching tube in the three or four level topology unit and the four or four level topology unit is all connected to the first end of described the first electric capacity, described the one or four level topology unit, the two or four level topology unit, in the three or four level topology unit and the four or four level topology unit, the second end of the 6th switching tube is all connected to the second end of described the 3rd electric capacity, described the one or four level topology unit, the two or four level topology unit, in the three or four level topology unit and the four or four level topology unit, the anode of the first clamp diode and the negative electrode of the second clamp diode are all connected to the common port of described the second electric capacity and the 3rd electric capacity, described the one or four level topology unit, the two or four level topology unit, in the three or four level topology unit and the four or four level topology unit, the first end of the 3rd switching tube is all connected to the common port of described the first electric capacity and the second electric capacity, described the one or four level topology unit, the two or four level topology unit, the ac output end of the three or four level topology unit and the four or four level topology unit is respectively four ac output ends of described three-phase and four-line four electrical level inverters,
Drive the sinusoidal wave phase place of signal, drive the sinusoidal wave phase place of signal and drive the sinusoidal wave phase place of signal to differ successively 120 ° for generation of the four or four level topology unit for generation of the three or four level topology unit for generation of the two or four level topology unit.
9. three-phase and four-line four electrical level inverters according to claim 8, is characterized in that:
The ac output end of described the two or four level topology unit is connected to one end of the first AC load, the ac output end of described the three or four level topology unit is connected to one end of the second AC load, the ac output end of described the four or four level topology unit is connected to one end of the 3rd AC load, the ac output end of described the one or four level topology unit is connected to respectively one end of described the first AC load, one end of one end of described the second AC load and the 3rd AC load, the other end of described the first AC load, the other end of described the second AC load is connected with the other end of described the 3rd AC load,
In described three-phase and four-line four electrical level inverters, also comprise filter circuit, described filter circuit comprises the first inductance, the second inductance, the 3rd inductance, the first electric capacity, the second electric capacity and the 3rd electric capacity; Described the first inductance is series between the ac output end and described the first AC load of described the two or four level topology unit; Described the second inductance is series between the ac output end and described the second AC load of described the three or four level topology unit; Described the 3rd inductance is series between the ac output end and described the 3rd AC load of described the four or four level topology unit; One end of described the first electric capacity is connected to the common port of described the first inductance and the first AC load, one end of described the second electric capacity is connected to the common port of described the second inductance and the second AC load, one end of described the 3rd electric capacity is connected to the common port of described the 3rd inductance and the 3rd AC load, and the other end of the other end of described the first electric capacity, the other end of described the second electric capacity and described the 3rd electric capacity is connected to the ac output end of described the one or four level topology unit.
10. a level DC exchanges conversion chip, it is characterized in that, comprise four level topology unit described in any one in claims 1 to 3, also comprise five exits, described five exits are respectively the common port of first end, the anode of the first clamp diode and the negative electrode of the second clamp diode of first end, the 3rd switching tube of the first switching tube, the second end and the Section Point of the 6th switching tube.
CN201210038505.8A 2012-02-20 2012-02-20 Four-level topology unit and application circuit thereof Active CN102594185B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN201210038505.8A CN102594185B (en) 2012-02-20 2012-02-20 Four-level topology unit and application circuit thereof

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201210038505.8A CN102594185B (en) 2012-02-20 2012-02-20 Four-level topology unit and application circuit thereof

Publications (2)

Publication Number Publication Date
CN102594185A CN102594185A (en) 2012-07-18
CN102594185B true CN102594185B (en) 2014-06-11

Family

ID=46482474

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201210038505.8A Active CN102594185B (en) 2012-02-20 2012-02-20 Four-level topology unit and application circuit thereof

Country Status (1)

Country Link
CN (1) CN102594185B (en)

Families Citing this family (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN103490656B (en) * 2013-10-10 2015-09-09 哈尔滨工业大学 Based on the carrier modulating method of four electrical level inverter topological structures of H bridge
CN105162345B (en) * 2015-09-16 2019-01-25 上海交通大学 A kind of four electrical level DC-AC converters of direct-current micro-grid
CN108476000B (en) * 2015-11-06 2020-06-30 汪洪亮 Single-phase four-level inverter topology circuit and three-phase four-level inverter topology circuit
CN107733272B (en) * 2017-11-07 2023-07-07 固德威技术股份有限公司 Four-level three-phase grid-connected inverter, modulation method thereof and power generation system
CN108667334B (en) * 2018-05-11 2023-11-03 易事特集团股份有限公司 Four-level topological unit
CN108900105B (en) * 2018-08-16 2020-09-18 珠海泰为电子有限公司 Carrier wave stacking phase-shifting control method of three-phase three-level inverter circuit
CN110518821B (en) * 2019-07-01 2020-10-09 山东大学 High-frequency six-level converter, topology circuit and modulation method thereof

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP2141794A2 (en) * 2008-07-01 2010-01-06 Converteam Technology Ltd Three-level converter
JP4599959B2 (en) * 2004-09-17 2010-12-15 富士電機ホールディングス株式会社 Multi-level converter and control method thereof

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP4599959B2 (en) * 2004-09-17 2010-12-15 富士電機ホールディングス株式会社 Multi-level converter and control method thereof
EP2141794A2 (en) * 2008-07-01 2010-01-06 Converteam Technology Ltd Three-level converter

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
JP特许第4599959号B2 2010.12.15

Also Published As

Publication number Publication date
CN102594185A (en) 2012-07-18

Similar Documents

Publication Publication Date Title
CN102594187B (en) Four-level topological unit and application circuit thereof
CN102594185B (en) Four-level topology unit and application circuit thereof
CN102427304B (en) Single-phase half-bridge five-level inverter and application circuit thereof
CN102624267B (en) Inverter and application circuit in three-phase system
CN102522913A (en) Hybrid multi-level current transformation topology based on H full-bridge subunit and control method of hybrid multi-level current transformation topology
CN102594188B (en) Four-level topological unit and application circuit of four-level topological unit
CN102769404B (en) Four-level inversion topological unit and four-level inverter
CN103956927A (en) Voltage-active-clamping non-transformer-type single-phase photovoltaic inverter
CN102710133B (en) Seven-level circuit, a grid-connected inverter and modulation method and device of seven-level circuit
WO2017028776A1 (en) High-voltage-gain five-level inverter topological circuit
CN102427308B (en) Single-phase half-bridge five-level inverter and application circuit thereof
CN103051231A (en) Three-phase five-level inverter
CN102664514B (en) Switch tube unit, five-level inverters and power generation system with same
CN108521232B (en) Three-phase three-level inverter based on switched capacitor
CN102195507A (en) Transformer-less grid-connected inverting circuit
CN102437761B (en) Single-phase full bridge three-level inverter and three-phase three-level inverter
CN102427305B (en) Single-phase half-bridge five-level inverter and application circuit thereof
CN102437769B (en) Single-phase semi-bridge five-electrical level inverter and its application circuit
CN102710162B (en) Seven-level circuit, grid-connected inverter and modulation method and device for grid-connected inverter
CN102570881B (en) Four-level topology unit and application circuit thereof
CN102594186B (en) Four-level topological unit and application circuits thereof
CN205265554U (en) Five level inverter unit and application circuit thereof
CN102761286B (en) Four-level inverter topological unit and four-level inverter
CN102427307B (en) Three-phase four-wire three-level inverter
CN102437768B (en) Single-phase half-bridge five-level inverter and application circuit thereof

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
C14 Grant of patent or utility model
GR01 Patent grant