JPH04236171A - Method for suppressing output voltage waveform distortion of inverter - Google Patents
Method for suppressing output voltage waveform distortion of inverterInfo
- Publication number
- JPH04236171A JPH04236171A JP3005053A JP505391A JPH04236171A JP H04236171 A JPH04236171 A JP H04236171A JP 3005053 A JP3005053 A JP 3005053A JP 505391 A JP505391 A JP 505391A JP H04236171 A JPH04236171 A JP H04236171A
- Authority
- JP
- Japan
- Prior art keywords
- inverter
- circuit
- output voltage
- frequency
- triangular wave
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 238000000034 method Methods 0.000 title claims abstract description 8
- 230000002265 prevention Effects 0.000 claims description 11
- 230000007274 generation of a signal involved in cell-cell signaling Effects 0.000 claims description 9
- 238000010586 diagram Methods 0.000 description 8
- 238000007796 conventional method Methods 0.000 description 5
- 239000003990 capacitor Substances 0.000 description 2
- 230000000694 effects Effects 0.000 description 2
- 230000000052 comparative effect Effects 0.000 description 1
- 239000013256 coordination polymer Substances 0.000 description 1
- 230000003111 delayed effect Effects 0.000 description 1
- 238000007599 discharging Methods 0.000 description 1
- 238000005516 engineering process Methods 0.000 description 1
- 230000000630 rising effect Effects 0.000 description 1
- 230000001629 suppression Effects 0.000 description 1
Abstract
Description
【0001】0001
【産業上の利用分野】本発明は、インバータ出力電圧波
形歪み抑制方法に関する。BACKGROUND OF THE INVENTION 1. Field of the Invention The present invention relates to a method for suppressing inverter output voltage waveform distortion.
【0002】0002
【従来の技術】無停電電源装置(UPS)に使用されて
いるインバータもしくは汎用インバータの構成を図2に
示す。2. Description of the Related Art FIG. 2 shows the configuration of an inverter or a general-purpose inverter used in an uninterruptible power supply (UPS).
【0003】図2において、1は直流電源、2は直流電
源1に接続されたスイッチング素子SW1〜SW4から
なるインバータ、3はインバータ2にリアクトルL1及
びコンデンサC1からなるフィルタ回路を介して接続さ
れた負荷である。In FIG. 2, 1 is a DC power supply, 2 is an inverter consisting of switching elements SW1 to SW4 connected to the DC power supply 1, and 3 is connected to the inverter 2 via a filter circuit consisting of a reactor L1 and a capacitor C1. It's a load.
【0004】インバータ2の出力電圧Vout波形は商
用電源同様、正弦波状となることが望ましい。このため
、スイッチング素子SW1〜SW4のゲートに加えるオ
ンオフ信号は、図5に示すように、正弦波aと周波数一
定の三角波Cを比較して作る方法が、現在多用されてい
る。It is desirable that the waveform of the output voltage Vout of the inverter 2 is a sine wave like the commercial power supply. Therefore, as shown in FIG. 5, a method of generating on/off signals applied to the gates of the switching elements SW1 to SW4 by comparing a sine wave a and a triangular wave C having a constant frequency is currently often used.
【0005】現在、インバータの発生する騒音を抑制す
るため、インバータのスイッチング周波数が高くなる傾
向、つまり、前記従来法における三角波Cの周波数が高
くなる傾向にある。Currently, in order to suppress the noise generated by the inverter, there is a tendency to increase the switching frequency of the inverter, that is, the frequency of the triangular wave C in the conventional method.
【0006】一方、オンオフ信号作成回路は、インバー
タの同一アームの上下のスイッチング素子が同時にオン
する期間が発生することのないように、つまりインバー
タのアーム短絡を防止するため、アーム短絡防止回路を
備えている。アーム短絡防止回路は図6に示すように構
成されており、矩形波のオンパルスV1が抵抗R1,コ
ンデンサC2,ダイオードD1からなる充放電回路によ
り鋸歯状の電圧V2に変換され、電圧V2が所定のレベ
ルに達すると、ヒステリシスコンパレータCP1,CP
2を通ってオンパルスV1の幅が狭められた矩形波状の
オンパルスV3が出力されるようになっている(図7参
照)。On the other hand, the on/off signal generation circuit is equipped with an arm short-circuit prevention circuit in order to prevent a period in which the upper and lower switching elements of the same arm of the inverter are turned on simultaneously, that is, to prevent an arm short-circuit of the inverter. ing. The arm short-circuit prevention circuit is configured as shown in Fig. 6, in which a rectangular wave on-pulse V1 is converted into a sawtooth voltage V2 by a charging/discharging circuit consisting of a resistor R1, a capacitor C2, and a diode D1, and the voltage V2 is set to a predetermined level. When the level is reached, the hysteresis comparators CP1 and CP
2, a rectangular wave-like on-pulse V3 with a narrowed width of the on-pulse V1 is output (see FIG. 7).
【0007】[0007]
【発明が解決しようとする課題】上記従来オンオフ信号
作成法によれば、前述のスイッチング周波数の高周波化
によって、比較正弦波aの位相0°または180°近傍
で作成されるオンパルスV1は短いものとなる。このた
め、アーム短絡防止回路の後段では、図8に示すように
、0°または180°近傍で作成されたオンパルスV3
が無くなり、その影響で、インバータの出力電圧Vou
tの波形がゼロクロス(0°,180°)近傍で歪むと
いう問題があった。According to the above-mentioned conventional on-off signal creation method, the on-pulse V1 created near the phase 0° or 180° of the comparison sine wave a is short due to the above-mentioned increase in the switching frequency. Become. Therefore, in the latter stage of the arm short-circuit prevention circuit, as shown in FIG.
disappears, and due to this, the inverter output voltage Vou
There was a problem that the waveform of t was distorted near the zero cross (0°, 180°).
【0008】本発明は、従来の技術の有するこのような
問題点に鑑みてなされたものであり、その目的とすると
ころは、インバータ出力電圧のゼロクロス近傍の歪みを
抑制し、低騒音化を維持することのできるインバータの
出力電圧歪み抑制法を提供することにある。The present invention has been made in view of the above-mentioned problems of the conventional technology, and its purpose is to suppress distortion near the zero cross of the inverter output voltage and maintain low noise. An object of the present invention is to provide a method for suppressing output voltage distortion of an inverter.
【0009】[0009]
【課題を解決するための手段】上記目的を達成するため
に、本発明におけるインバータの出力電圧波形歪み抑制
法は、正弦波と高周波化された三角波を比較したオンオ
フ信号作成回路の出力をアーム短絡防止回路を通じて出
力し、インバータのスイッチング素子を制御するように
したインバータにおいて、前記三角波を比較正弦波の位
相0°と180°近傍で周波数が低くなり、90°と2
70°近傍で周波数が高くなる可変周波数三角波となし
、インバータ出力電圧のゼロクロス近傍の歪みを抑制す
るものである。[Means for Solving the Problems] In order to achieve the above object, the inverter output voltage waveform distortion suppression method according to the present invention involves arm short-circuiting the output of an on-off signal generation circuit that compares a sine wave and a high-frequency triangular wave. In an inverter that outputs the signal through a prevention circuit to control the switching elements of the inverter, the triangular wave is compared.The frequency is low near the sine wave phase of 0° and 180°, and the frequency is low near the sine wave phase of 0° and 180°, and
A variable frequency triangular wave whose frequency increases near 70° is used to suppress distortion near the zero cross of the inverter output voltage.
【0010】0010
【作用】三角波の周波数が比較正弦波の位相0°,18
0°近傍で低くなると、オンオフ信号作成回路から出力
される0°,180°近傍のオンパルス幅は三角波の周
波数が一定の場合に比し、長くなるので、アーム短絡防
止回路を通しても三角波の周波数が一定の場合のように
無くなることはない。したがって、三角波の周波数一定
の場合に生ずるインバータ出力電圧波形のゼロクロス近
傍の歪みを抑制することができる。また、90°,27
0°近傍の周波数を高くしてあるので、平均スイッチン
グ周波数は変わらない。したがって、騒音等に変化は生
じない。[Operation] The frequency of the triangular wave is the phase of the comparison sine wave 0°, 18
When it becomes low near 0°, the on-pulse width near 0° and 180° output from the on-off signal generation circuit becomes longer than when the frequency of the triangular wave is constant, so even if the frequency of the triangular wave is passed through the arm short circuit prevention circuit, It does not disappear as it does in certain cases. Therefore, it is possible to suppress distortion near zero crossing of the inverter output voltage waveform that occurs when the frequency of the triangular wave is constant. Also, 90°, 27
Since the frequency near 0° is raised, the average switching frequency remains unchanged. Therefore, no change occurs in noise, etc.
【0011】[0011]
【実施例】本発明の実施例を図1〜図4について説明す
る。Embodiment An embodiment of the present invention will be described with reference to FIGS. 1 to 4.
【0012】図1はインバータのオンオフ信号作成回路
を示す。図1〜図3において、11は正弦波発生回路、
12は正弦波aの0°,180°付近で周波数が低くな
り、90°,270°付近で周波数が高くなる可変周波
三角波bを発生する可変周波三角波発生回路、131,
133は正弦波aと三角波bを比較し、スイッチング素
子SW1,SW3の制御信号S1,S3を作成するコン
パレータ、142,144は正弦波からスイッチング素
子SW2,SW4の制御信号S2,S4を作成するコン
パレータ、151,153は信号S1,S3,S2,S
4が入力し信号S1′,S3′,S2′,S4′を出力
するアーム短絡防止回路(図6)で、信号S1′,S3
′,S2′,S4′は夫々ゲート駆動回路(図示せず)
を介して図2のインバータ2の各スイッチング素子SW
1〜SW4の導通を制御するように構成されている。FIG. 1 shows an inverter on/off signal generation circuit. In FIGS. 1 to 3, 11 is a sine wave generation circuit;
12 is a variable frequency triangular wave generation circuit that generates a variable frequency triangular wave b whose frequency is low near 0° and 180° of the sine wave a and whose frequency is high near 90° and 270°, 131;
133 is a comparator that compares the sine wave a and the triangular wave b and creates control signals S1 and S3 for switching elements SW1 and SW3. 142 and 144 are comparators that create control signals S2 and S4 for switching elements SW2 and SW4 from the sine wave. , 151, 153 are signals S1, S3, S2, S
4 is an arm short-circuit prevention circuit (Fig. 6) which inputs signals S1', S3', S2', and S4', and outputs signals S1', S3', S2', and S4'.
', S2', and S4' are gate drive circuits (not shown), respectively.
Each switching element SW of the inverter 2 in FIG.
It is configured to control conduction of SW1 to SW4.
【0013】このオンオフ信号作成回路によれば、0°
,180°近傍で作成されるオンパルスV1の幅が広く
なっているので、アーム短絡防止回路151,153に
よりその立ち上がり部分が遅れパルス幅が短くなっても
、図4に示すように、0°,180°近傍のオンパルス
V3がなくなることはない。According to this on/off signal generation circuit, 0°
Since the width of the on-pulse V1 created near , 180° is wide, even if the rising part is delayed by the arm short circuit prevention circuits 151 and 153 and the pulse width is shortened, the on-pulse V1 generated near 0°, 180°, as shown in FIG. The on-pulse V3 near 180° never disappears.
【0014】したがって、このオンオフ信号作成回路で
作成した信号S1′,S3′,S2′,S4′により制
御されるインバータの出力電圧Voutはゼロクロス近
傍で歪むことがなく、正弦波に近いものになる。[0014] Therefore, the output voltage Vout of the inverter controlled by the signals S1', S3', S2', and S4' created by this on/off signal creation circuit is not distorted near the zero cross and becomes close to a sine wave. .
【0015】[0015]
【発明の効果】本発明は、以上のように構成されている
ので、次に記載する効果を奏する。[Effects of the Invention] Since the present invention is constructed as described above, it produces the following effects.
【0016】(1)比較正弦波の0°及び180°近傍
のオンパルス幅が長くなり、短絡防止回路後段で0°及
び180°近傍のオンパルスが消えることがないので、
出力電圧波形が改善される。(1) The on-pulse width near 0° and 180° of the comparison sine wave becomes longer, and the on-pulse near 0° and 180° does not disappear in the latter stage of the short-circuit prevention circuit.
The output voltage waveform is improved.
【0017】(2)可変三角波の周波数を比較正弦波の
0°及び180°近傍で低くし、90°及び270°近
傍で高くすることにより、インバータのスイッチング素
子の平均スイッチング周波数を従来法とほぼ同じくする
ことにより、インバータの発生する騒音等も従来法とほ
ぼ同じとすることができる。(2) By lowering the frequency of the variable triangular wave near 0° and 180° of the comparative sine wave and increasing it near 90° and 270°, the average switching frequency of the switching elements of the inverter is almost the same as the conventional method. By doing the same, the noise generated by the inverter can be made almost the same as in the conventional method.
【0018】(3)三角波作成回路は現在ROMとD/
Aコンバータの組み合わせによるものが多用されており
、可変周波三角波はこのROMの内容を変更するだけで
、実行できるので、従来とほぼ同じ回路構成で、出力電
圧のゼロクロス近傍の歪みを抑制できる。(3) The triangular wave generation circuit currently has ROM and D/
A combination of A converters is often used, and the variable frequency triangular wave can be executed by simply changing the contents of this ROM, so distortion near the zero cross of the output voltage can be suppressed with almost the same circuit configuration as the conventional one.
【図1】本発明の実施例にかかるインバータのオンオフ
信号発生回路を示すブロック回路図。FIG. 1 is a block circuit diagram showing an inverter on/off signal generation circuit according to an embodiment of the present invention.
【図2】インバータの主回路を示すブロック回路図。FIG. 2 is a block circuit diagram showing the main circuit of the inverter.
【図3】本発明のオンオフ信号発生原理を説明する波形
図。FIG. 3 is a waveform diagram illustrating the principle of on/off signal generation of the present invention.
【図4】比較正弦波0°近傍のオンパルスを説明する波
形図。FIG. 4 is a waveform diagram illustrating an on-pulse near 0° of a comparison sine wave.
【図5】従来法のオンオフ信号発生原理を説明する波形
図。FIG. 5 is a waveform diagram illustrating the principle of on/off signal generation in the conventional method.
【図6】アーム短絡防止回路を示すブロック回路図。FIG. 6 is a block circuit diagram showing an arm short circuit prevention circuit.
【図7】アーム短絡防止回路の各部電圧を示す波形図。FIG. 7 is a waveform diagram showing voltages at various parts of the arm short-circuit prevention circuit.
【図8】従来法によるオンパルスを説明する波形図。FIG. 8 is a waveform diagram illustrating an on-pulse according to a conventional method.
2…インバータ 11…正弦波発生回路 12…可変周波三角波発生回路 2...Inverter 11...Sine wave generation circuit 12...Variable frequency triangular wave generation circuit
Claims (1)
したオンオフ信号作成回路の出力をアーム短絡防止回路
を通じて出力し、インバータのスイッチング素子を制御
するようにしたインバータにおいて、前記三角波を比較
正弦波の位相0°と180°近傍で周波数が低くなり、
90°と270°近傍で周波数が高くなる可変周波数三
角波となし、インバータ出力電圧のゼロクロス近傍の歪
みを抑制しうるようにしたことを特徴としたインバータ
の出力電圧波形歪み抑制法。1. In an inverter, the output of an on/off signal generation circuit that compares a sine wave and a high-frequency triangular wave is outputted through an arm short circuit prevention circuit to control switching elements of the inverter, the triangular wave is compared with a sine wave. The frequency becomes low near the phase 0° and 180°,
A method for suppressing distortion of an output voltage waveform of an inverter, characterized in that a variable frequency triangular wave whose frequency increases near 90° and 270° is used to suppress distortion near zero crossing of the inverter output voltage.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP3005053A JPH04236171A (en) | 1991-01-21 | 1991-01-21 | Method for suppressing output voltage waveform distortion of inverter |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP3005053A JPH04236171A (en) | 1991-01-21 | 1991-01-21 | Method for suppressing output voltage waveform distortion of inverter |
Publications (1)
Publication Number | Publication Date |
---|---|
JPH04236171A true JPH04236171A (en) | 1992-08-25 |
Family
ID=11600659
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP3005053A Pending JPH04236171A (en) | 1991-01-21 | 1991-01-21 | Method for suppressing output voltage waveform distortion of inverter |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPH04236171A (en) |
Cited By (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6657412B2 (en) | 2000-10-03 | 2003-12-02 | Hitachi, Ltd. | Pulse width modulation method, pulse width modulator and power converter |
JP2007228745A (en) * | 2006-02-24 | 2007-09-06 | Daihen Corp | Pulse width modulation control method of inverter device |
EP2148429A1 (en) * | 2008-07-25 | 2010-01-27 | Honda Motor Co., Ltd. | Inverter generator |
WO2014073023A1 (en) * | 2012-11-09 | 2014-05-15 | 富士電機株式会社 | Inverter device |
WO2015052743A1 (en) * | 2013-10-08 | 2015-04-16 | 富士電機株式会社 | Electrical power converter |
WO2016040319A1 (en) | 2014-09-08 | 2016-03-17 | Jabil Circuit, Inc. | Synchronous buck inverter |
JP2017011800A (en) * | 2015-06-17 | 2017-01-12 | シャープ株式会社 | Power conditioner and control method |
WO2024042594A1 (en) * | 2022-08-23 | 2024-02-29 | 三菱電機株式会社 | Rotary machine control device |
-
1991
- 1991-01-21 JP JP3005053A patent/JPH04236171A/en active Pending
Cited By (16)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6657412B2 (en) | 2000-10-03 | 2003-12-02 | Hitachi, Ltd. | Pulse width modulation method, pulse width modulator and power converter |
JP2007228745A (en) * | 2006-02-24 | 2007-09-06 | Daihen Corp | Pulse width modulation control method of inverter device |
EP2148429A1 (en) * | 2008-07-25 | 2010-01-27 | Honda Motor Co., Ltd. | Inverter generator |
AU2009202714B2 (en) * | 2008-07-25 | 2010-09-16 | Honda Motor Co., Ltd. | Inverter generator |
US9531298B2 (en) | 2012-11-09 | 2016-12-27 | Fuji Electric Co., Ltd. | Inverter device |
WO2014073023A1 (en) * | 2012-11-09 | 2014-05-15 | 富士電機株式会社 | Inverter device |
JP5610107B1 (en) * | 2012-11-09 | 2014-10-22 | 富士電機株式会社 | Inverter device |
JPWO2015052743A1 (en) * | 2013-10-08 | 2017-03-09 | 富士電機株式会社 | Power converter |
EP2966770A4 (en) * | 2013-10-08 | 2016-11-09 | Fuji Electric Co Ltd | Electrical power converter |
CN105075099A (en) * | 2013-10-08 | 2015-11-18 | 富士电机株式会社 | Electrical power converter |
WO2015052743A1 (en) * | 2013-10-08 | 2015-04-16 | 富士電機株式会社 | Electrical power converter |
CN105075099B (en) * | 2013-10-08 | 2017-09-22 | 富士电机株式会社 | Power conversion device |
US9887539B2 (en) | 2013-10-08 | 2018-02-06 | Fuji Electric Co., Ltd. | Power conversion device |
WO2016040319A1 (en) | 2014-09-08 | 2016-03-17 | Jabil Circuit, Inc. | Synchronous buck inverter |
JP2017011800A (en) * | 2015-06-17 | 2017-01-12 | シャープ株式会社 | Power conditioner and control method |
WO2024042594A1 (en) * | 2022-08-23 | 2024-02-29 | 三菱電機株式会社 | Rotary machine control device |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US5155675A (en) | Method of controlling an inverter | |
US10158299B1 (en) | Common voltage reduction for active front end drives | |
JP3311743B2 (en) | Control method of resonant inverter | |
JPH04223614A (en) | Pulse width modulator control circuit | |
JPH04236171A (en) | Method for suppressing output voltage waveform distortion of inverter | |
US6792042B1 (en) | Pulse width modulation control system | |
JP2021044993A (en) | Three-level power converter control device | |
JPH0731163A (en) | Method and circuit for controlling inverter | |
KR100347758B1 (en) | deadtime minimization switching method for bridge type power converters | |
JP3413189B2 (en) | Control device for pulse width modulation type inverter | |
JP7473510B2 (en) | RF band power supply device and pulse width modulation control method | |
JPH082183B2 (en) | Control method of series N-fold inverter | |
JP4277360B2 (en) | 3-level inverter controller | |
JP2712418B2 (en) | Pulse width modulation type inverter device | |
JP3803437B2 (en) | Pulse width modulation type driving device | |
JPH06351254A (en) | Instantaneous value control system for voltage type inverter | |
JPS60187292A (en) | Inverter device | |
JPH0389867A (en) | Controlling method for inverter | |
JPH08275551A (en) | Dead time compensation method for inverter | |
JPH09285133A (en) | Controller of power converter | |
JPH025675Y2 (en) | ||
JPH01186172A (en) | Pulse width modulation type inverter control device | |
JPH0447553B2 (en) | ||
JPH0515167A (en) | Control method for neutral clamping power converter | |
JPH06133559A (en) | Voltage type pwm inverter |