US9046904B2 - Apparatus and method for controlling pulse frequency modulation in single-inductor dual-output power circuit - Google Patents

Apparatus and method for controlling pulse frequency modulation in single-inductor dual-output power circuit Download PDF

Info

Publication number
US9046904B2
US9046904B2 US13/768,310 US201313768310A US9046904B2 US 9046904 B2 US9046904 B2 US 9046904B2 US 201313768310 A US201313768310 A US 201313768310A US 9046904 B2 US9046904 B2 US 9046904B2
Authority
US
United States
Prior art keywords
minimum
time
pulse signal
voltage converter
maximum
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active, expires
Application number
US13/768,310
Other versions
US20130249507A1 (en
Inventor
Jongcheol KIM
Seung Nam Park
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
DB HiTek Co Ltd
Original Assignee
Dongbu HitekCo Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Dongbu HitekCo Ltd filed Critical Dongbu HitekCo Ltd
Assigned to DONGBU HITEK CO., LTD. reassignment DONGBU HITEK CO., LTD. ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: KIM, JONGCHEOL, PARK, SEUNG NAM
Publication of US20130249507A1 publication Critical patent/US20130249507A1/en
Application granted granted Critical
Publication of US9046904B2 publication Critical patent/US9046904B2/en
Assigned to DB HITEK CO., LTD. reassignment DB HITEK CO., LTD. CHANGE OF NAME (SEE DOCUMENT FOR DETAILS). Assignors: DONGBU HITEK CO., LTD.
Active legal-status Critical Current
Adjusted expiration legal-status Critical

Links

Images

Classifications

    • H—ELECTRICITY
    • H02—GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
    • H02M—APPARATUS FOR CONVERSION BETWEEN AC AND AC, BETWEEN AC AND DC, OR BETWEEN DC AND DC, AND FOR USE WITH MAINS OR SIMILAR POWER SUPPLY SYSTEMS; CONVERSION OF DC OR AC INPUT POWER INTO SURGE OUTPUT POWER; CONTROL OR REGULATION THEREOF
    • H02M3/00—Conversion of dc power input into dc power output
    • H02M3/02—Conversion of dc power input into dc power output without intermediate conversion into ac
    • H02M3/04—Conversion of dc power input into dc power output without intermediate conversion into ac by static converters
    • H02M3/10—Conversion of dc power input into dc power output without intermediate conversion into ac by static converters using discharge tubes with control electrode or semiconductor devices with control electrode
    • H02M3/145—Conversion of dc power input into dc power output without intermediate conversion into ac by static converters using discharge tubes with control electrode or semiconductor devices with control electrode using devices of a triode or transistor type requiring continuous application of a control signal
    • H02M3/155—Conversion of dc power input into dc power output without intermediate conversion into ac by static converters using discharge tubes with control electrode or semiconductor devices with control electrode using devices of a triode or transistor type requiring continuous application of a control signal using semiconductor devices only
    • G—PHYSICS
    • G05—CONTROLLING; REGULATING
    • G05F—SYSTEMS FOR REGULATING ELECTRIC OR MAGNETIC VARIABLES
    • G05F1/00—Automatic systems in which deviations of an electric quantity from one or more predetermined values are detected at the output of the system and fed back to a device within the system to restore the detected quantity to its predetermined value or values, i.e. retroactive systems
    • G05F1/10—Regulating voltage or current
    • H—ELECTRICITY
    • H02—GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
    • H02M—APPARATUS FOR CONVERSION BETWEEN AC AND AC, BETWEEN AC AND DC, OR BETWEEN DC AND DC, AND FOR USE WITH MAINS OR SIMILAR POWER SUPPLY SYSTEMS; CONVERSION OF DC OR AC INPUT POWER INTO SURGE OUTPUT POWER; CONTROL OR REGULATION THEREOF
    • H02M3/00—Conversion of dc power input into dc power output
    • H02M3/02—Conversion of dc power input into dc power output without intermediate conversion into ac
    • H02M3/04—Conversion of dc power input into dc power output without intermediate conversion into ac by static converters
    • H02M3/10—Conversion of dc power input into dc power output without intermediate conversion into ac by static converters using discharge tubes with control electrode or semiconductor devices with control electrode
    • H02M3/145—Conversion of dc power input into dc power output without intermediate conversion into ac by static converters using discharge tubes with control electrode or semiconductor devices with control electrode using devices of a triode or transistor type requiring continuous application of a control signal
    • H02M3/155—Conversion of dc power input into dc power output without intermediate conversion into ac by static converters using discharge tubes with control electrode or semiconductor devices with control electrode using devices of a triode or transistor type requiring continuous application of a control signal using semiconductor devices only
    • H02M3/156—Conversion of dc power input into dc power output without intermediate conversion into ac by static converters using discharge tubes with control electrode or semiconductor devices with control electrode using devices of a triode or transistor type requiring continuous application of a control signal using semiconductor devices only with automatic control of output voltage or current, e.g. switching regulators
    • H02M3/1563—Conversion of dc power input into dc power output without intermediate conversion into ac by static converters using discharge tubes with control electrode or semiconductor devices with control electrode using devices of a triode or transistor type requiring continuous application of a control signal using semiconductor devices only with automatic control of output voltage or current, e.g. switching regulators without using an external clock
    • H—ELECTRICITY
    • H02—GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
    • H02M—APPARATUS FOR CONVERSION BETWEEN AC AND AC, BETWEEN AC AND DC, OR BETWEEN DC AND DC, AND FOR USE WITH MAINS OR SIMILAR POWER SUPPLY SYSTEMS; CONVERSION OF DC OR AC INPUT POWER INTO SURGE OUTPUT POWER; CONTROL OR REGULATION THEREOF
    • H02M3/00—Conversion of dc power input into dc power output
    • H02M3/02—Conversion of dc power input into dc power output without intermediate conversion into ac
    • H02M3/04—Conversion of dc power input into dc power output without intermediate conversion into ac by static converters
    • H02M3/10—Conversion of dc power input into dc power output without intermediate conversion into ac by static converters using discharge tubes with control electrode or semiconductor devices with control electrode
    • H02M3/145—Conversion of dc power input into dc power output without intermediate conversion into ac by static converters using discharge tubes with control electrode or semiconductor devices with control electrode using devices of a triode or transistor type requiring continuous application of a control signal
    • H02M3/155—Conversion of dc power input into dc power output without intermediate conversion into ac by static converters using discharge tubes with control electrode or semiconductor devices with control electrode using devices of a triode or transistor type requiring continuous application of a control signal using semiconductor devices only
    • H02M3/156—Conversion of dc power input into dc power output without intermediate conversion into ac by static converters using discharge tubes with control electrode or semiconductor devices with control electrode using devices of a triode or transistor type requiring continuous application of a control signal using semiconductor devices only with automatic control of output voltage or current, e.g. switching regulators
    • H02M3/158—Conversion of dc power input into dc power output without intermediate conversion into ac by static converters using discharge tubes with control electrode or semiconductor devices with control electrode using devices of a triode or transistor type requiring continuous application of a control signal using semiconductor devices only with automatic control of output voltage or current, e.g. switching regulators including plural semiconductor devices as final control devices for a single load
    • H02M3/1582—Buck-boost converters

Definitions

  • Liquid crystal panels may use a single-inductor dual-output power.
  • a plurality of boost voltage converters sharing a single inductor may produce single-inductor dual-output power, which may be used to apply positive and negative power to a liquid crystal panel.
  • Example FIG. 1 illustrates a circuit diagram of a single-inductor dual-output power circuit, in accordance with the related art.
  • the single-inductor dual-output power circuit 100 may include a boost voltage converter 110 and a buck-boost voltage converter 120 .
  • the boost voltage converter 110 may apply a positive voltage DDVDH for a liquid-crystal drive to a load R 1 .
  • a buck-boost voltage converter 120 may apply a negative voltage DDVDL to a load R 2 .
  • the boost voltage converter 110 and the buck-boost voltage converter 120 share a first switch element M 1 , a second switch element M 2 , and an inductor L.
  • the boost voltage converter 110 and the buck-boost voltage converter 120 include diodes D 1 and D 2 for performing rectification functions, capacitors C 1 and C 2 for performing smoothing functions, serial buffers B 1 through B 4 for adjusting rising and falling times, respectively.
  • a single-inductor dual-output power circuit 100 may allow the first switch element M 1 and the second switch element M 1 to perform alternate switching operations by a first switch control signal CNT 1 and a second switch control signal CNT 2 , which may be applied from an apparatus for controlling a pulse frequency modulation.
  • the result of the signal CNT 1 may be generation of the positive voltage DDVDH and the negative voltage DDVDL.
  • the generated positive and negative voltages DDVDH and DDVDL may be provided to the loads R 1 and R 2 , respectively.
  • a period when both the first switch element M 1 and the second switch element M 2 are turned-on may be referred to as a maximum on-time.
  • An on-time pulse signal used for the maximum on-time may be set to have a preset period.
  • the second switch element M 1 is turned-on and the first switch element M 1 is turned-off, the current passing through the inductor L is charged into the first capacitor C 1 , which may cause a rise of the positive voltage DDVDH.
  • the first switch element M 1 is turned-on and the second switch element M 2 is turned-off, the current passing through the inductor L is charged into the second capacitor C 2 , which causes a drop in the negative voltage DDVDL.
  • both the first and second switch elements M 1 and M 2 are turned-off, the current passing through the inductor L is charged into both the first and second capacitors C 1 and C 2 , which may cause the positive voltage DDVDH to rise and the negative voltage DDVDL to fall.
  • a period when at least one of the first and second switch elements M 1 and M 2 is turned-off may be referred to as the minimum off-time.
  • An off-time pulse signal may be used for defining the minimum off-time to a preset period.
  • EMI noise and electromagnetic interference
  • FIG. 2 illustrates a waveform diagram of a current of the inductor when a maximum on-time pulse signal and a minimum off-time pulse signal have fixed periods, in accordance with the related art.
  • a first interval INTERVAL 1 indicates a period that the first switch element M 1 is alternately turned on and turned off while the second switch element M 2 maintains a turned-on state.
  • a second interval INTERVAL 2 indicates a period that both the first and second switch elements M 1 and M 2 are alternately turned on and turned off.
  • the current I L of the inductor L may decreases with an inclination of (DDVDH ⁇ VCI)/L even though the turning-on voltage of the first diode D 1 is disregarded.
  • INTERVAL 2 when the positive voltage DDVDH rises and the negative voltage DDVDL falls, the current I L of the inductor L decreases with an inclination of ‘(DDVDH+
  • the inductor current I L may suddenly increase depending on the controlled states, as shown in FIG. 2 .
  • Embodiments relate to controlling a single-inductor dual-output power circuit.
  • Embodiments relate to an apparatus and method for controlling a pulse frequency modulation in a single-inductor dual-output power circuit having a boost voltage converter and buck-boost voltage converter.
  • Embodiments relate to an apparatus and method for controlling a pulse frequency modulation, which are adapted to adjust a pulse width of one of on-time and off-time pulse signals, which may prevent a undesirable over increments in a peak current flowing through an inductor.
  • Embodiments relate to an apparatus configured to fix a pulse width of: (1) a maximum on-time pulse signal which is used to define a maximum on-time during which a current flowing through the inductor is generated and/or (2) a minimum off-time pulse signal which is used to define a minimum off-time during which either the boost voltage converter or the buck-boost voltage converter produces a positive voltage or a negative voltage.
  • an apparatus is configured to adjust a pulse width of the other pulse signal.
  • the pulse width of the other pulse signal may be adjusted depending on a comparison resultant of the positive voltage with a first reference value and a comparison resultant of the negative voltage with a second reference value.
  • an apparatus comprises at least one of: (1) A first comparison unit configured to compare the positive voltage with the first reference value. (2) A second comparison unit configured to compare the negative voltage with the second reference value. (3) A controller configured to generate a pulse width adjustment signal which is used to adjust the pulse width of the other pulse signal, switch control signals for the boost voltage converter and the buck-boost voltage converter on the basis of the comparison resultants from the first and second comparison units. A pulse width adjuster configured to adjust the pulse width of the other pulse signal according to the pulse width adjustment signal.
  • the pulse width adjuster is configured to adjust a pulse width of the maximum on-time pulse signal and adjust a first minimum off-time pulse signal for defining: (1) a first minimum off-time during which the boost voltage converter outputs the positive voltage, (2) a second minimum off-time pulse signal defining a second minimum off-time during the buck-boost voltage converter outputs the negative voltage, and (3) a third minimum off-time pulse signal defining a third minimum off-time during which the boost voltage converter outputs the positive voltage and the buck-boost voltage converter outputs the negative voltage.
  • the first minimum off-time pulse signal is adjusted to have the widest pulse width of the first minimum off-time pulse signal, the second minimum off-time pulse signal, and the third minimum off-time pulse signal.
  • the second minimum off-time pulse signal is adjusted to have an intermediate pulse width less than the first minimum off-time pulse signal and greater than the third minimum pulse signal.
  • the third minimum off-time pulse signal is adjusted to have a pulse width less than both the first and second minimum pulse signal.
  • the method comprises at least one of: (1) Fixing a pulse width of any one of the maximum on-time pulse signals, which is used to define (a) a maximum on-time during which a current flowing through the inductor is generated and (b) a minimum off-time pulse signal which is used to define a minimum off-time during which either the boost voltage converter or the buck-boost voltage converter produces a positive voltage or a negative voltage. (2) Adjusting a pulse width of the other pulse signal.
  • the adjusting a pulse width of the other pulse signal comprises adjusting the pulse width of the other pulse signal depending on a comparison resultant of the positive voltage with a first reference value and a comparison resultant of the negative voltage with a second reference value.
  • FIG. 1 illustrates a circuit diagram of a single-inductor dual-output power circuit, in accordance with the related art.
  • FIG. 2 illustrates a waveform diagram of a current of the inductor when a maximum on-time pulse signal and a minimum off-time pulse signal each have fixed widths, in accordance with the related art.
  • FIG. 3 illustrates a circuit diagram of an apparatus for controlling a pulse frequency modulation in a single-inductor dual-output power circuit, in accordance with embodiments.
  • FIG. 4 illustrates a waveform diagram illustrating a current of the inductor when the width of a minimum off-time pulse signal is adjusted, in accordance with embodiments.
  • FIG. 5 is a circuit diagram of an apparatus for controlling a pulse frequency modulation in a single-inductor dual-output power circuit, in accordance with embodiments.
  • FIG. 3 illustrates a circuit diagram of an apparatus for controlling a pulse frequency modulation in a single-inductor dual-output power circuit, in accordance with embodiments.
  • An apparatus 200 for controlling a pulse frequency modulation may include first and second comparison units 210 and 220 , a controller 230 , and a pulse width adjuster 240 .
  • the first comparison unit 210 compares a positive voltage DDVDH (e.g. which may be applied from a boost voltage converter 110 of a single-inductor dual-output power circuit 100 ) with a first reference value REF 1 .
  • the second comparison unit 220 may compare a negative voltage (e.g.
  • the controller 230 may derive pulse width adjustment signals CP and CN, and first and second switch control signals CNT 1 and CNT 2 from comparison resultants CMPOP and CMPON from the first and second comparison units 210 and 220 .
  • the pulse width adjustment signal CP and CN may be used to adjust the pulse width of at least one of a maximum on-time pulse signal and a minimum off-time pulse signal (e.g. the pulse width of the minimum off-time pulse signal).
  • the first switch control signal CNT 1 may be used to control the buck-boost voltage converter 120 .
  • the second switch control signal CNT 2 may be used to control the boost voltage converter 110 .
  • the pulse width adjuster 240 may control the pulse width of at least one of the maximum on-time and the minimum off-time pulse signal (e.g. the pulse width of the minimum off-time pulse signal depending on the pulse width adjustment signals CP and CN).
  • the apparatus 200 may include a maximum on-time counter 250 and a minimum off-time counter 260 .
  • the maximum on-time counter 250 may start to count a maximum on-time of a fixed pulse width in response to the first and second switch control signals CNT 1 and CNT 2 and may generate the maximum on-time pulse signal MaxOn.
  • the minimum off-time counter 260 may start to count the minimum off-time of a pulse width which may be adjusted and determined by the pulse width adjuster 240 when the counting of the maximum on-time in the maximum on-time counter is terminated. Through the counting operation, the minimum off-time counter 260 generates the minimum off-time pulse signal MinOff.
  • Example operations of the apparatus 200 having the above-mentioned configuration are described below, with reference to FIG. 1 and FIG. 4 , in accordance with embodiments.
  • the single-inductor dual-output power circuit 100 shown in FIG. 1 may driven by the first and second switch control signals CNT 1 and CNT 2 provided from the apparatus 200 .
  • a current flowing through the inductor L may be generated and then either a positive voltage DDVDH is output from the boost voltage converter 110 or a negative voltage DDVDL is output from the buck-boost voltage converter 120 .
  • the first comparison unit 210 may compare the positive voltage DDVDH, which may be applied from the boost voltage converter 110 , with the first reference value REF 1 and may output a comparison resultant CMPOP.
  • the second comparison unit 220 may compare the negative voltage DDVDL, which may be applied from the buck-boost voltage converter 120 , with the second reference value REF 2 and may output a comparison resultant CMPON.
  • the controller 230 may generate pulse width adjustment signals CP and CN in response to the comparison resultants CMPOP and CMPON of the first and second comparison units 210 and 220 , in accordance with embodiments.
  • the pulse width adjustment signals CP and CN may be used to adjust the pulse width of one of the maximum on-time and minimum off-time pulse signals MaxOn and MinOff (e.g. the pulse width of the minimum off-time pulse signal).
  • the controller 230 may receive the maximum on-time pulse signal MaxOn generated in the maximum on-time counter 250 and the minimum off-time pulse signal MinOff generated in the minimum off-time counter 260 to perform feedback control.
  • the controller 230 may generate a pulse width adjustment standby signal when both of the comparison resultants CMPOP and CMPON output from the first and second comparison units 210 and 220 have a low logic level. If the comparison resultant CMPOP output from the first comparison unit 210 has a low logic level and the comparison resultant CMPON output from the second comparison unit 220 has a high logic level, the controller 230 outputs the pulse width adjustment signals CP and CN for controlling a second minimum off-time pulse signal MinOff 2 for defining a second minimum off-time, in accordance with embodiments.
  • the second minimum off-time pulse signal may cause the buck-boost voltage converter 120 to output the negative voltage DDVDL.
  • the controller 230 outputs the pulse width adjustment signals CP and CN for controlling a first minimum off-time pulse signal MinOff 1 for defining a first minimum off-time, in accordance with embodiments.
  • the first minimum off-time pulse signal may cause the boost voltage converter 110 to output the positive voltage DDVDH. If both of the comparison resultants CMPOP and CMPON output from the first and second comparison units 210 and 220 have a high logic level, the controller 230 may output the pulse width adjustment signals CP and CN for controlling a third minimum off-time pulse signal MinOff 3 for defining a third minimum off-time, in accordance with embodiments.
  • the third minimum off-time pulse signal causes the boost and buck-boost voltage converters 110 and 120 to output the positive and negative voltages DDVDH and DDVDL, respectively.
  • the pulse width adjuster 240 may then control the minimum off-time counter 260 to generate one of the first through third minimum off-time pulse signals as a minimum off-time pulse signal MinOff in response to the pulse width adjustment signals CP and CN applied from the controller 230 , in accordance with embodiments.
  • the pulse width adjuster 240 performing the control of the minimum off-time counter 260 may set the first through third minimum off-time pulse signals MinOff 1 through MinOff 3 to have different widths from one another.
  • the first minimum off-time pulse signal MinOff 1 may be set to have the widest pulse width
  • the second minimum off-time pulse signal MinOff 2 may be set to have an intermediate pulse width
  • the third minimum off-time pulse signal MinOff 3 may be set to have the smallest pulse width.
  • FIG. 4 is a waveform diagram illustrating a current of the inductor when the width of a minimum off-time pulse signal is adjusted, in accordance with embodiments.
  • a first interval INTERVAL 1 may be a period that the first switch element M 1 is alternately turned on and turned off while the second switch element M 2 maintains a turned-on state, in accordance with embodiments.
  • a second interval INTERVAL 2 may be a period that the second switch element M 2 is alternately turned on and turned off during the first switch element M 1 maintains a turned-on state.
  • a third interval INTERVAL 3 may be a period that both of the first and second switch elements M 1 and M 2 are alternately turned on and turned off.
  • the current of the inductor L may decreases with an inclination of (DDVDH ⁇ VCI)/L even though the turning-on voltage of the first diode D 1 is not applied.
  • the current of the inductor L may decrease with an inclination of (
  • the current of the inductor L may decrease with an inclination of (DDVDH+
  • the pulse width of the minimum off-time pulse signal MinOff may be controlled according to the respective control states. Accordingly, in embodiments, the current flowing through the inductor L may be charged into the capacitors C 1 and C 2 for sufficient time duration.
  • an apparatus for controlling a pulse frequency modulation in accordance with embodiments may prevent the generation of noise and EMI in the single-inductor dual-output power circuit.
  • apparatus 200 adjusts the pulse width of the minimum off-time pulse signal
  • the adjustment of the pulse width of the maximum on-time pulse signal instead of that of the minimum off-time pulse signal may also provide the same or similar effect as mentioned above.
  • FIG. 5 is a circuit diagram of an apparatus for controlling a pulse frequency modulation in a single-inductor dual-output power circuit, in accordance with embodiments.
  • An apparatus 300 for controlling a pulse frequency modulation may include first and second comparison units 310 and 320 , a controller 330 , and a pulse width adjuster 340 , in accordance with embodiments.
  • the first comparison unit 310 may compares positive voltage DDVDH applied from a boost voltage converter 110 of a single-inductor dual-output power circuit 100 , with a first reference value REF 1 .
  • the second comparison unit 320 may compare a negative voltage applied from a buck-boost voltage converter 120 of the single-inductor dual-output power circuit 100 , with a second reference value REF 2 .
  • the controller 330 may derive pulse width adjustment signals CP and CN and first and second switch control signals CNT 1 and CNT 2 from comparison resultants of the first and second comparison units 310 and 320 .
  • the pulse width adjustment signal CP and CN may be used to adjust the pulse width of one of a maximum on-time pulse signal and a minimum off-time pulse signal (e.g. the pulse width of the maximum on-time pulse signal).
  • the first switch control signal CNT 1 may be used to control the buck-boost voltage converter 120 .
  • the second switch control signal CNT 2 may be used to control the boost voltage converter 110 .
  • the pulse width adjuster 340 may control the pulse width of one of the maximum on-time and the minimum off-time pulse signal (e.g. the pulse width of the minimum off-time pulse signal depending on the pulse width adjustment signals CP and CN).
  • the apparatus 300 may includes a maximum on-time counter 350 and a minimum off-time counter 360 , in accordance with embodiments.
  • the maximum on-time counter 350 may start to count the maximum on-time of a pulse width which is adjusted and determined by the pulse width adjuster 340 , in response to the first and second switch control signals CNT 1 and CNT 2 . Through the counting operation, the maximum on-time counter 350 may generate the maximum on-time pulse signal MaxOn having the adjusted pulse width.
  • the minimum off-time counter 260 may start to count a minimum off-time of a fixed pulse width and generate the minimum off-time pulse signal MinOff having the fixed pulse width, when the counting of the maximum on-time in the maximum on-time counter 350 is terminated.
  • Example operations of the apparatus 300 having the above-mentioned configuration, for use in the single-inductor dual-output power circuit 100 will now be explained with reference to the circuit diagram of FIG. 1 , in accordance with embodiments.
  • the single-inductor dual-output power circuit 100 shown in FIG. 1 may be driven by the first and second switch control signals CNT 1 and CNT 2 provided from the apparatus 300 . Accordingly, in embodiments a current flowing through the inductor L may be generated, and then a positive voltage DDVDH may be output from the boost voltage converter 110 and/or a negative voltage DDVDL can be output from the buck-boost voltage converter 120 .
  • the first comparison unit 310 may compare the positive voltage DDVDH, which is applied from the boost voltage converter 110 , with the first reference value REF 1 and output a comparison resultant CMPOP.
  • the second comparison unit 320 may compare the negative voltage DDVDL, which may be applied from the buck-boost voltage converter 120 , with the second reference value REF 2 and output a comparison resultant CMPON.
  • the controller 330 may generate pulse width adjustment signals CP and CN in response to the comparison resultants CMPOP and CMPON of the first and second comparison units 310 and 320 , in accordance with embodiments.
  • the pulse width adjustment signals CP and CN may be used to adjust the pulse width of one of the maximum on-time and minimum off-time pulse signals MaxOn and MinOff (e.g. the pulse width of the maximum on-time pulse signal MaxOn).
  • the controller 330 may receive the maximum on-time pulse signal MaxOn generated in the maximum on-time counter 350 and the minimum off-time pulse signal MinOff generated in the minimum off-time counter 360 to perform feedback control.
  • the pulse width adjuster 340 may then controls the maximum on-time counter 350 , in accordance with embodiments.
  • the maximum on-time counter 350 may generate the maximum on-time pulse signal MaxOn with an adjusted pulse width which is adjusted by the pulse width adjustment signals CP and CN.
  • Embodiments may adjust the pulse width for one of the maximum on-time pulse signal (which may define the maximum on-time during which a current flowing through the inductor is generated) and the minimum off-time pulse signal (which may define the minimum off-time during which the positive or negative voltage is output). Accordingly, the peak current flowing through the inductor may not increase excessively, making the inductor current stable. Therefore, the generation of power noise and EMI may be prevented.
  • the maximum on-time pulse signal which may define the maximum on-time during which a current flowing through the inductor is generated
  • the minimum off-time pulse signal which may define the minimum off-time during which the positive or negative voltage is output

Landscapes

  • Engineering & Computer Science (AREA)
  • Power Engineering (AREA)
  • Physics & Mathematics (AREA)
  • Electromagnetism (AREA)
  • General Physics & Mathematics (AREA)
  • Radar, Positioning & Navigation (AREA)
  • Automation & Control Theory (AREA)
  • Dc-Dc Converters (AREA)

Abstract

An apparatus configured to control a pulse frequency modulation in a single-inductor dual-output power circuit. The apparatus fixes a pulse width of one of a maximum on-time pulse signal (which is used to define a maximum on-time during which a current flowing through the inductor is generated) and a minimum off-time pulse signal (which is used to define a minimum off-time during which either the boost voltage converter or the buck-boost voltage converter produces a positive voltage or a negative voltage). The apparatus adjusts a pulse width of the other pulse signal.

Description

The present application claims priority under 35 U.S.C. 119 and 35 U.S.C. 365 to Korean Patent Application No. 10-2012-0030652 (filed on Mar. 26, 2012), which is hereby incorporated by reference in its entirety.
BACKGROUND
Liquid crystal panels (e.g. dot inversion panels) may use a single-inductor dual-output power. A plurality of boost voltage converters sharing a single inductor may produce single-inductor dual-output power, which may be used to apply positive and negative power to a liquid crystal panel.
Example FIG. 1 illustrates a circuit diagram of a single-inductor dual-output power circuit, in accordance with the related art. The single-inductor dual-output power circuit 100 may include a boost voltage converter 110 and a buck-boost voltage converter 120. The boost voltage converter 110 may apply a positive voltage DDVDH for a liquid-crystal drive to a load R1. A buck-boost voltage converter 120 may apply a negative voltage DDVDL to a load R2. The boost voltage converter 110 and the buck-boost voltage converter 120 share a first switch element M1, a second switch element M2, and an inductor L. The boost voltage converter 110 and the buck-boost voltage converter 120 include diodes D1 and D2 for performing rectification functions, capacitors C1 and C2 for performing smoothing functions, serial buffers B1 through B4 for adjusting rising and falling times, respectively.
A single-inductor dual-output power circuit 100 may allow the first switch element M1 and the second switch element M1 to perform alternate switching operations by a first switch control signal CNT1 and a second switch control signal CNT2, which may be applied from an apparatus for controlling a pulse frequency modulation. The result of the signal CNT1 may be generation of the positive voltage DDVDH and the negative voltage DDVDL. The generated positive and negative voltages DDVDH and DDVDL may be provided to the loads R1 and R2, respectively.
If both the first switch element M1 and the second switch element M2 are turned-on, a current flows through the inductor L. A period when both the first switch element M1 and the second switch element M2 are turned-on may be referred to as a maximum on-time. An on-time pulse signal used for the maximum on-time may be set to have a preset period.
If the second switch element M1 is turned-on and the first switch element M1 is turned-off, the current passing through the inductor L is charged into the first capacitor C1, which may cause a rise of the positive voltage DDVDH. If the first switch element M1 is turned-on and the second switch element M2 is turned-off, the current passing through the inductor L is charged into the second capacitor C2, which causes a drop in the negative voltage DDVDL. When both the first and second switch elements M1 and M2 are turned-off, the current passing through the inductor L is charged into both the first and second capacitors C1 and C2, which may cause the positive voltage DDVDH to rise and the negative voltage DDVDL to fall. Accordingly, a period when at least one of the first and second switch elements M1 and M2 is turned-off may be referred to as the minimum off-time. An off-time pulse signal may be used for defining the minimum off-time to a preset period.
However, when the on-time and off-time pulse signals are fixed in period, a peak current flowing through the inductor L increases in order to meet a desired current capacity of the converter. As a result, noise and electromagnetic interference (EMI) may be generated in the converted voltages.
FIG. 2 illustrates a waveform diagram of a current of the inductor when a maximum on-time pulse signal and a minimum off-time pulse signal have fixed periods, in accordance with the related art. A first interval INTERVAL1 indicates a period that the first switch element M1 is alternately turned on and turned off while the second switch element M2 maintains a turned-on state. A second interval INTERVAL2 indicates a period that both the first and second switch elements M1 and M2 are alternately turned on and turned off.
When the positive voltage DDVDH rises in the first interval INTERVAL1, the current IL of the inductor L may decreases with an inclination of (DDVDH−VCI)/L even though the turning-on voltage of the first diode D1 is disregarded. In the second interval, INTERVAL2 when the positive voltage DDVDH rises and the negative voltage DDVDL falls, the current IL of the inductor L decreases with an inclination of ‘(DDVDH+|DDVDL|)/L’ even though the turning-on voltages of the first and second diodes D1 and D2 are disregarded. Accordingly, it may be necessary to flow a considerable quantity of peak current through the inductor L, in order to meet a desired current capacity of the converter. In addition, since the maximum on-time and minimum off-time pulse signals are fixed in period, the inductor current IL may suddenly increase depending on the controlled states, as shown in FIG. 2.
SUMMARY
Embodiments relate to controlling a single-inductor dual-output power circuit. Embodiments relate to an apparatus and method for controlling a pulse frequency modulation in a single-inductor dual-output power circuit having a boost voltage converter and buck-boost voltage converter. Embodiments relate to an apparatus and method for controlling a pulse frequency modulation, which are adapted to adjust a pulse width of one of on-time and off-time pulse signals, which may prevent a undesirable over increments in a peak current flowing through an inductor.
Embodiments relate to an apparatus configured to fix a pulse width of: (1) a maximum on-time pulse signal which is used to define a maximum on-time during which a current flowing through the inductor is generated and/or (2) a minimum off-time pulse signal which is used to define a minimum off-time during which either the boost voltage converter or the buck-boost voltage converter produces a positive voltage or a negative voltage. In embodiments, an apparatus is configured to adjust a pulse width of the other pulse signal.
In embodiments, the pulse width of the other pulse signal may be adjusted depending on a comparison resultant of the positive voltage with a first reference value and a comparison resultant of the negative voltage with a second reference value.
In embodiments, an apparatus comprises at least one of: (1) A first comparison unit configured to compare the positive voltage with the first reference value. (2) A second comparison unit configured to compare the negative voltage with the second reference value. (3) A controller configured to generate a pulse width adjustment signal which is used to adjust the pulse width of the other pulse signal, switch control signals for the boost voltage converter and the buck-boost voltage converter on the basis of the comparison resultants from the first and second comparison units. A pulse width adjuster configured to adjust the pulse width of the other pulse signal according to the pulse width adjustment signal.
In embodiments, the pulse width adjuster is configured to adjust a pulse width of the maximum on-time pulse signal and adjust a first minimum off-time pulse signal for defining: (1) a first minimum off-time during which the boost voltage converter outputs the positive voltage, (2) a second minimum off-time pulse signal defining a second minimum off-time during the buck-boost voltage converter outputs the negative voltage, and (3) a third minimum off-time pulse signal defining a third minimum off-time during which the boost voltage converter outputs the positive voltage and the buck-boost voltage converter outputs the negative voltage.
In embodiments: (1) The first minimum off-time pulse signal is adjusted to have the widest pulse width of the first minimum off-time pulse signal, the second minimum off-time pulse signal, and the third minimum off-time pulse signal. (2) The second minimum off-time pulse signal is adjusted to have an intermediate pulse width less than the first minimum off-time pulse signal and greater than the third minimum pulse signal. (3) The third minimum off-time pulse signal is adjusted to have a pulse width less than both the first and second minimum pulse signal.
In embodiments, the method comprises at least one of: (1) Fixing a pulse width of any one of the maximum on-time pulse signals, which is used to define (a) a maximum on-time during which a current flowing through the inductor is generated and (b) a minimum off-time pulse signal which is used to define a minimum off-time during which either the boost voltage converter or the buck-boost voltage converter produces a positive voltage or a negative voltage. (2) Adjusting a pulse width of the other pulse signal.
In embodiments, the adjusting a pulse width of the other pulse signal comprises adjusting the pulse width of the other pulse signal depending on a comparison resultant of the positive voltage with a first reference value and a comparison resultant of the negative voltage with a second reference value.
DRAWINGS
The above and other objects and features of embodiments will become apparent from the following description of embodiments, given in conjunction with the accompanying drawings, in which:
FIG. 1 illustrates a circuit diagram of a single-inductor dual-output power circuit, in accordance with the related art.
FIG. 2 illustrates a waveform diagram of a current of the inductor when a maximum on-time pulse signal and a minimum off-time pulse signal each have fixed widths, in accordance with the related art.
FIG. 3 illustrates a circuit diagram of an apparatus for controlling a pulse frequency modulation in a single-inductor dual-output power circuit, in accordance with embodiments.
FIG. 4 illustrates a waveform diagram illustrating a current of the inductor when the width of a minimum off-time pulse signal is adjusted, in accordance with embodiments.
FIG. 5 is a circuit diagram of an apparatus for controlling a pulse frequency modulation in a single-inductor dual-output power circuit, in accordance with embodiments.
 DESCRIPTION
The advantages and features of embodiments and methods of accomplishing these will be clearly understood from the following described embodiments taken in conjunction with the accompanying drawings. However, embodiments are not limited to those embodiments and may be implemented in various forms. It should be noted that the present embodiments are provided to make a full disclosure and also to allow those skilled in the art to know the full range of the embodiments. Therefore, embodiments are to be defined only by the scope of the appended claims. Further, like reference numerals refer to like elements throughout the specification.
In the following description, well-known functions or constitutions will not be described in detail if they would obscure the invention in unnecessary detail. Further, the terminologies to be described below are defined in consideration of functions in the invention and may vary depending on a user's or operator's intention or practice.
FIG. 3 illustrates a circuit diagram of an apparatus for controlling a pulse frequency modulation in a single-inductor dual-output power circuit, in accordance with embodiments. An apparatus 200 for controlling a pulse frequency modulation may include first and second comparison units 210 and 220, a controller 230, and a pulse width adjuster 240. The first comparison unit 210 compares a positive voltage DDVDH (e.g. which may be applied from a boost voltage converter 110 of a single-inductor dual-output power circuit 100) with a first reference value REF1. The second comparison unit 220 may compare a negative voltage (e.g. which may be applied from a buck-boost voltage converter 120 of the single-inductor dual-output power circuit 100) with a second reference value REF2. The controller 230 may derive pulse width adjustment signals CP and CN, and first and second switch control signals CNT1 and CNT2 from comparison resultants CMPOP and CMPON from the first and second comparison units 210 and 220. The pulse width adjustment signal CP and CN may be used to adjust the pulse width of at least one of a maximum on-time pulse signal and a minimum off-time pulse signal (e.g. the pulse width of the minimum off-time pulse signal). The first switch control signal CNT1 may be used to control the buck-boost voltage converter 120. The second switch control signal CNT2 may be used to control the boost voltage converter 110. The pulse width adjuster 240 may control the pulse width of at least one of the maximum on-time and the minimum off-time pulse signal (e.g. the pulse width of the minimum off-time pulse signal depending on the pulse width adjustment signals CP and CN).
In embodiments, the apparatus 200 may include a maximum on-time counter 250 and a minimum off-time counter 260. The maximum on-time counter 250 may start to count a maximum on-time of a fixed pulse width in response to the first and second switch control signals CNT1 and CNT2 and may generate the maximum on-time pulse signal MaxOn. The minimum off-time counter 260 may start to count the minimum off-time of a pulse width which may be adjusted and determined by the pulse width adjuster 240 when the counting of the maximum on-time in the maximum on-time counter is terminated. Through the counting operation, the minimum off-time counter 260 generates the minimum off-time pulse signal MinOff.
Example operations of the apparatus 200 having the above-mentioned configuration (e.g. for use in the single-inductor dual-output power circuit 100) are described below, with reference to FIG. 1 and FIG. 4, in accordance with embodiments. The single-inductor dual-output power circuit 100 shown in FIG. 1 may driven by the first and second switch control signals CNT1 and CNT2 provided from the apparatus 200. A current flowing through the inductor L may be generated and then either a positive voltage DDVDH is output from the boost voltage converter 110 or a negative voltage DDVDL is output from the buck-boost voltage converter 120.
The first comparison unit 210 may compare the positive voltage DDVDH, which may be applied from the boost voltage converter 110, with the first reference value REF1 and may output a comparison resultant CMPOP. The second comparison unit 220 may compare the negative voltage DDVDL, which may be applied from the buck-boost voltage converter 120, with the second reference value REF2 and may output a comparison resultant CMPON.
The controller 230 may generate pulse width adjustment signals CP and CN in response to the comparison resultants CMPOP and CMPON of the first and second comparison units 210 and 220, in accordance with embodiments. In embodiments, the pulse width adjustment signals CP and CN may be used to adjust the pulse width of one of the maximum on-time and minimum off-time pulse signals MaxOn and MinOff (e.g. the pulse width of the minimum off-time pulse signal). In embodiments, the controller 230 may receive the maximum on-time pulse signal MaxOn generated in the maximum on-time counter 250 and the minimum off-time pulse signal MinOff generated in the minimum off-time counter 260 to perform feedback control.
For example, the controller 230 may generate a pulse width adjustment standby signal when both of the comparison resultants CMPOP and CMPON output from the first and second comparison units 210 and 220 have a low logic level. If the comparison resultant CMPOP output from the first comparison unit 210 has a low logic level and the comparison resultant CMPON output from the second comparison unit 220 has a high logic level, the controller 230 outputs the pulse width adjustment signals CP and CN for controlling a second minimum off-time pulse signal MinOff2 for defining a second minimum off-time, in accordance with embodiments.
In embodiments, the second minimum off-time pulse signal may cause the buck-boost voltage converter 120 to output the negative voltage DDVDL. In the case that the comparison resultant CMPOP output from the first comparison unit 210 has a high logic level and the comparison resultants CMPON output from the second comparison unit 220 has a low logic level, the controller 230 outputs the pulse width adjustment signals CP and CN for controlling a first minimum off-time pulse signal MinOff1 for defining a first minimum off-time, in accordance with embodiments.
In embodiments, the first minimum off-time pulse signal may cause the boost voltage converter 110 to output the positive voltage DDVDH. If both of the comparison resultants CMPOP and CMPON output from the first and second comparison units 210 and 220 have a high logic level, the controller 230 may output the pulse width adjustment signals CP and CN for controlling a third minimum off-time pulse signal MinOff3 for defining a third minimum off-time, in accordance with embodiments. In embodiments, the third minimum off-time pulse signal causes the boost and buck- boost voltage converters 110 and 120 to output the positive and negative voltages DDVDH and DDVDL, respectively.
The pulse width adjuster 240 may then control the minimum off-time counter 260 to generate one of the first through third minimum off-time pulse signals as a minimum off-time pulse signal MinOff in response to the pulse width adjustment signals CP and CN applied from the controller 230, in accordance with embodiments. In embodiments, the pulse width adjuster 240 performing the control of the minimum off-time counter 260 may set the first through third minimum off-time pulse signals MinOff1 through MinOff3 to have different widths from one another. For example, in embodiments, the first minimum off-time pulse signal MinOff1 may be set to have the widest pulse width, the second minimum off-time pulse signal MinOff2 may be set to have an intermediate pulse width, and the third minimum off-time pulse signal MinOff3 may be set to have the smallest pulse width.
FIG. 4 is a waveform diagram illustrating a current of the inductor when the width of a minimum off-time pulse signal is adjusted, in accordance with embodiments. A first interval INTERVAL1 may be a period that the first switch element M1 is alternately turned on and turned off while the second switch element M2 maintains a turned-on state, in accordance with embodiments. A second interval INTERVAL2 may be a period that the second switch element M2 is alternately turned on and turned off during the first switch element M1 maintains a turned-on state. A third interval INTERVAL3 may be a period that both of the first and second switch elements M1 and M2 are alternately turned on and turned off.
When the positive voltage DDVDH rises in the first interval INTERVAL1, the current of the inductor L may decreases with an inclination of (DDVDH−VCI)/L even though the turning-on voltage of the first diode D1 is not applied. When the negative voltage DDVDH falls in the second interval INTERVAL2, the current of the inductor L may decrease with an inclination of (|DDVDL|−VCI)/L even though the turning-on voltage of the second diode D2 is not applied. In the third interval INTERVAL3, when the positive voltage DDVDH rises and the negative voltage DDVDL falls, the current of the inductor L may decrease with an inclination of (DDVDH+|DDVDL|)/L even though the turning-on voltages of the first and second diodes D1 and D2 are not applied. In the related art with fixed pulse widths of the maximum on-time and minimum off-time pulse signals, there may be intervals in which the inductor current IL suddenly increases according to the controlled states. However, in embodiments, the pulse width of the minimum off-time pulse signal MinOff may be controlled according to the respective control states. Accordingly, in embodiments, the current flowing through the inductor L may be charged into the capacitors C1 and C2 for sufficient time duration. Accordingly, the inductor current IL may be prevented from increasing abnormally, as illustrated in example FIG. 4. Therefore, an apparatus for controlling a pulse frequency modulation in accordance with embodiments may prevent the generation of noise and EMI in the single-inductor dual-output power circuit.
Although embodiments have been described in which apparatus 200 adjusts the pulse width of the minimum off-time pulse signal, it will be appreciated to those skilled in the art that the adjustment of the pulse width of the maximum on-time pulse signal instead of that of the minimum off-time pulse signal may also provide the same or similar effect as mentioned above.
FIG. 5 is a circuit diagram of an apparatus for controlling a pulse frequency modulation in a single-inductor dual-output power circuit, in accordance with embodiments. An apparatus 300 for controlling a pulse frequency modulation may include first and second comparison units 310 and 320, a controller 330, and a pulse width adjuster 340, in accordance with embodiments. The first comparison unit 310 may compares positive voltage DDVDH applied from a boost voltage converter 110 of a single-inductor dual-output power circuit 100, with a first reference value REF1. The second comparison unit 320 may compare a negative voltage applied from a buck-boost voltage converter 120 of the single-inductor dual-output power circuit 100, with a second reference value REF2. The controller 330 may derive pulse width adjustment signals CP and CN and first and second switch control signals CNT1 and CNT2 from comparison resultants of the first and second comparison units 310 and 320. The pulse width adjustment signal CP and CN may be used to adjust the pulse width of one of a maximum on-time pulse signal and a minimum off-time pulse signal (e.g. the pulse width of the maximum on-time pulse signal). The first switch control signal CNT1 may be used to control the buck-boost voltage converter 120. The second switch control signal CNT2 may be used to control the boost voltage converter 110. The pulse width adjuster 340 may control the pulse width of one of the maximum on-time and the minimum off-time pulse signal (e.g. the pulse width of the minimum off-time pulse signal depending on the pulse width adjustment signals CP and CN).
The apparatus 300 may includes a maximum on-time counter 350 and a minimum off-time counter 360, in accordance with embodiments. The maximum on-time counter 350 may start to count the maximum on-time of a pulse width which is adjusted and determined by the pulse width adjuster 340, in response to the first and second switch control signals CNT1 and CNT2. Through the counting operation, the maximum on-time counter 350 may generate the maximum on-time pulse signal MaxOn having the adjusted pulse width. The minimum off-time counter 260 may start to count a minimum off-time of a fixed pulse width and generate the minimum off-time pulse signal MinOff having the fixed pulse width, when the counting of the maximum on-time in the maximum on-time counter 350 is terminated.
Example operations of the apparatus 300 having the above-mentioned configuration, for use in the single-inductor dual-output power circuit 100, will now be explained with reference to the circuit diagram of FIG. 1, in accordance with embodiments. The single-inductor dual-output power circuit 100 shown in FIG. 1 may be driven by the first and second switch control signals CNT1 and CNT2 provided from the apparatus 300. Accordingly, in embodiments a current flowing through the inductor L may be generated, and then a positive voltage DDVDH may be output from the boost voltage converter 110 and/or a negative voltage DDVDL can be output from the buck-boost voltage converter 120.
In embodiments, the first comparison unit 310 may compare the positive voltage DDVDH, which is applied from the boost voltage converter 110, with the first reference value REF1 and output a comparison resultant CMPOP. In embodiments, the second comparison unit 320 may compare the negative voltage DDVDL, which may be applied from the buck-boost voltage converter 120, with the second reference value REF2 and output a comparison resultant CMPON.
The controller 330 may generate pulse width adjustment signals CP and CN in response to the comparison resultants CMPOP and CMPON of the first and second comparison units 310 and 320, in accordance with embodiments. In embodiments, the pulse width adjustment signals CP and CN may be used to adjust the pulse width of one of the maximum on-time and minimum off-time pulse signals MaxOn and MinOff (e.g. the pulse width of the maximum on-time pulse signal MaxOn). In embodiments, the controller 330 may receive the maximum on-time pulse signal MaxOn generated in the maximum on-time counter 350 and the minimum off-time pulse signal MinOff generated in the minimum off-time counter 360 to perform feedback control.
In response to the pulse width adjustment signals CP and CN from the controller 230, the pulse width adjuster 340 may then controls the maximum on-time counter 350, in accordance with embodiments. In embodiments, the maximum on-time counter 350 may generate the maximum on-time pulse signal MaxOn with an adjusted pulse width which is adjusted by the pulse width adjustment signals CP and CN.
Embodiments may adjust the pulse width for one of the maximum on-time pulse signal (which may define the maximum on-time during which a current flowing through the inductor is generated) and the minimum off-time pulse signal (which may define the minimum off-time during which the positive or negative voltage is output). Accordingly, the peak current flowing through the inductor may not increase excessively, making the inductor current stable. Therefore, the generation of power noise and EMI may be prevented.
While embodiments have been shown and described, it will be understood by those skilled in the art that various changes and modification may be made without departing the scope of the embodiments as defined in the following claims.

Claims (20)

What is claimed is:
1. An apparatus comprising a boost voltage converter and a buck-boost voltage converter sharing an inductor, wherein the apparatus is configured to:
fix a pulse width of one of a maximum on-time pulse signal and a minimum on-time pulse signal, wherein the maximum on-time pulse signal defines a maximum on-time during which a current flowing through the inductor is generated, and wherein a minimum off-time pulse signal defines a minimum off-time during which either the boost voltage converter or the buck-boost voltage converter produces a positive voltage or a negative voltage; and
adjust another pulse width of one of the maximum on-time pulse signal and the minimum on-time pulse signal that was not fixed when said apparatus fixed said pulse width, and
the apparatus comprises:
a first comparison unit configured to compare the positive voltage with a first reference value;
a second comparison unit configured to compare the negative voltage with a second reference value;
a controller configured to generate a pulse width adjustment signal, wherein the pulse width adjustment signal adjusts a pulse width of another pulse signal depending on comparison results of the positive voltage with the first reference value and the negative voltage with the second reference value, and switches control signals for the boost voltage converter and the buck-boost voltage converter on a basis of comparison results from the first comparison unit and the second comparison unit; and
a pulse width adjuster configured to adjust the pulse width of said another pulse signal according to the pulse width adjustment signal.
2. The apparatus of claim 1, wherein the apparatus is configured to control a pulse frequency modulation in a single-inductor dual-output power circuit.
3. The apparatus of claim 1, wherein the pulse width adjuster is configured to:
adjust the pulse width of the maximum on-time pulse signal;
adjust a first minimum off-time pulse signal defining a first minimum off-time during which the boost voltage converter outputs the positive voltage;
adjust a second minimum off-time pulse signal defining a second minimum off-time during which the buck-boost voltage converter outputs the negative voltage; and
adjust a third minimum off-time pulse signal defining a third minimum off-time during which the boost voltage converter outputs the positive voltage and the buck-boost voltage converter outputs the negative voltage.
4. The apparatus of claim 3, wherein:
the first minimum off-time pulse signal has a wider pulse width than the second minimum off-time pulse signal and the third minimum off-time pulse signal;
the second minimum off-time pulse signal has an intermediate pulse width that is less than the first minimum off-time pulse signal and greater than the third off-time pulse signal; and
the third minimum off-time pulse signal has a pulse width less than both the first minimum off-time pulse signal and the second minimum off-time pulse signal.
5. The apparatus of claim 1, further comprising an inductor shared by the boost voltage converter and the buck-boost voltage converter.
6. The apparatus of claim 1, further comprising a maximum on-time counter configured to count the maximum on-time of the pulse width of said one of said maximum on-time pulse signal and said minimum on-time pulse signal fixed by said apparatus, and generate the maximum on-time pulse signal.
7. The apparatus of claim 6, wherein the maximum on-time pulse signal is generated in response to the control signals for the boost voltage converter and the buck-boost voltage converter.
8. The apparatus of claim 6, further comprising a minimum off-time counter configured to count the minimum off-time of the pulse width of said one of said maximum on-time pulse signal and said minimum on-time pulse signal fixed by said apparatus, and generate the minimum off-time pulse signal.
9. The apparatus of claim 8, wherein the minimum off-time is counted when counting of the maximum on-time in the maximum on-time counter is terminated.
10. A dual-output power circuit having pulse frequency modulation, comprising the apparatus of claim 1 and an inductor, wherein the apparatus is configured to control the pulse frequency modulation.
11. A method comprising:
fixing a pulse width of one of a maximum on-time pulse signal and a minimum off-time pulse signal, wherein the maximum on-time pulse signal defines a maximum on-time during which a current flowing through an inductor is generated, and wherein the minimum off-time pulse signal defines a minimum off-time during which one of a boost voltage converter and a buck-boost voltage converter produces a positive voltage or a negative voltage;
adjusting a pulse width of the other one of the maximum on-time pulse signal and the minimum off-time pulse signal that was not fixed when fixing said pulse width of said one of the maximum on-time pulse signal and the minimum off-time pulse signal;
comparing the positive voltage with a first reference value;
comparing the negative voltage with a second reference value;
generating a pulse width adjustment signal;
adjusting a pulse width of another pulse signal according to the pulse width adjustment signal, depending on comparison results of the positive voltage with the first reference value and the negative voltage with the second reference value;
switching control signals for the boost voltage converter and the buck-boost voltage converter with the pulse width adjustment signal on a basis of comparison results from the first comparison unit and the second comparison unit.
12. The method of claim 11, wherein the method is for controls a pulse frequency modulation in a single-inductor dual-output power circuit which includes the boost voltage converter and the buck-boost voltage converter, wherein the boost voltage converter and the buck-boost voltage converter share the inductor.
13. The method of claim 11, further comprising counting the maximum on-time of the pulse width of said one of said maximum on-time pulse signal and said minimum on-time pulse signal fixed by said apparatus.
14. The method of claim 13, further comprising generating the maximum on-time pulse signal in response to the control signals for the boost voltage converter and the buck-boost voltage converter.
15. The method of claim 13, further comprising counting the minimum off-time of the pulse width of said one of said maximum on-time pulse signal and said minimum on-time pulse signal fixed by said apparatus.
16. The method of claim 15, further comprising generating the minimum off-time pulse signal.
17. The method of claim 15, wherein the minimum off-time is counted when counting the maximum on-time is terminated.
18. The method of claim 11, further comprising:
adjusting the pulse width of the maximum on-time pulse signal;
adjusting a first minimum off-time pulse signal defining a first minimum off-time during which the boost voltage converter outputs the positive voltage;
adjusting a second minimum off-time pulse signal defining a second mini off-tim during which the buck-boost voltage converter outputs the negative voltage; and
adjusting a third minimum off-time pulse signal defining a third minimum off-time during which the boost voltage converter outputs the positive voltage and the buck-boost voltage converter outputs the negative voltage.
19. The method of claim 18, wherein:
the first minimum off-time pulse signal has a wider pulse width than the second minimum off-time pulse signal and the third minimum off-time pulse signal;
the second minimum off-time pulse signal has an intermediate pulse width that is less than the first minimum of pulse signal and greater than the third off-time pulse signal; and
the third minimum off-time pulse signal has a pulse width less than both the first minimum off-time pulse signal and the second minimum off-time pulse signal.
20. A method of controlling pulse frequency modulation in a dual-output power circuit which includes a boost voltage converter, a buck-boost voltage converter, and an inductor shared by the boost voltage converter and the buck-boost voltage converter, comprising the method of claim 11.
US13/768,310 2012-03-26 2013-02-15 Apparatus and method for controlling pulse frequency modulation in single-inductor dual-output power circuit Active 2033-08-12 US9046904B2 (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
KR10-2012-0030652 2012-03-26
KR1020120030652A KR101259894B1 (en) 2012-03-26 2012-03-26 Pfm control apparatus for single inductor dual output power circuit and pfm control method therefor

Publications (2)

Publication Number Publication Date
US20130249507A1 US20130249507A1 (en) 2013-09-26
US9046904B2 true US9046904B2 (en) 2015-06-02

Family

ID=48665298

Family Applications (1)

Application Number Title Priority Date Filing Date
US13/768,310 Active 2033-08-12 US9046904B2 (en) 2012-03-26 2013-02-15 Apparatus and method for controlling pulse frequency modulation in single-inductor dual-output power circuit

Country Status (2)

Country Link
US (1) US9046904B2 (en)
KR (1) KR101259894B1 (en)

Families Citing this family (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN104008737B (en) * 2013-02-27 2016-04-13 奕力科技股份有限公司 Single inductance dual output converter, control method and ON-OFF control circuit
KR101640206B1 (en) 2014-12-29 2016-07-15 (주)자람테크놀로지 Cross regulation reduced multiple output buck converter with charge control and converting method thereof
US9577527B2 (en) * 2015-03-20 2017-02-21 Active-Semi, Inc. Current metering for transitioning between operating modes in switching regulators
US9698674B1 (en) 2015-12-30 2017-07-04 Silicon Laboratories Inc. Timing based approach for efficient switched mode power conversion
CN107147285B (en) * 2017-05-31 2019-09-20 深圳芯智汇科技有限公司 Control method, device and its storage equipment of DC-DC conversion circuit
EP3796532B1 (en) * 2019-09-19 2024-03-06 Nxp B.V. Soft start method for a single inductor multiple output power supply
CN111162660A (en) * 2020-01-08 2020-05-15 毛昭祺 Multi-channel resonance conversion circuit and multi-channel output control method based on multi-channel resonance conversion circuit
CN113489318A (en) * 2021-06-09 2021-10-08 西安理工大学 Method for controlling working mode of Buck converter

Citations (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6075295A (en) 1997-04-14 2000-06-13 Micro Linear Corporation Single inductor multiple output boost regulator
JP2004096816A (en) 2002-08-29 2004-03-25 Matsushita Electric Ind Co Ltd Multi-output dc-dc converter
US20040196676A1 (en) 2003-04-01 2004-10-07 Matsushita Electric Industrial Co., Ltd. Multi-output DC-DC converter
US6894465B2 (en) * 2002-07-10 2005-05-17 Marvell World Trade Ltd. Power array system and method
US7026795B2 (en) * 2003-07-09 2006-04-11 Advanced Analogic Technologies, Inc. Method for pulse modulation control of switching regulators
JP2007236141A (en) 2006-03-02 2007-09-13 Matsushita Electric Ind Co Ltd Multiple output dc-dc converter and power supply device
KR20080051657A (en) 2006-12-06 2008-06-11 (주)제이디에이테크놀로지 The circuit and method of sensing inductor current in dc/dc converter
US7443148B2 (en) * 2006-09-11 2008-10-28 Micrel, Inc. Constant on-time regulator with increased maximum duty cycle
US7482791B2 (en) * 2006-09-11 2009-01-27 Micrel, Inc. Constant on-time regulator with internal ripple generation and improved output voltage accuracy
US7782036B1 (en) * 2008-01-07 2010-08-24 National Semiconductor Corporation Adaptive on-time control for switching regulators
US8400131B2 (en) * 2010-03-09 2013-03-19 Analog Devices, Inc. Voltage converter and LED driver circuits with progressive boost, skip, and linear mode operation

Patent Citations (16)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6075295A (en) 1997-04-14 2000-06-13 Micro Linear Corporation Single inductor multiple output boost regulator
US7622904B2 (en) * 2002-07-10 2009-11-24 Marvell World Trade Ltd. Power array system and method
US6894465B2 (en) * 2002-07-10 2005-05-17 Marvell World Trade Ltd. Power array system and method
US6933711B2 (en) * 2002-07-10 2005-08-23 Marvell World Trade Ltd. Voltage slicer and method
US6979988B2 (en) * 2002-07-10 2005-12-27 Marvell World Trade Ltd. Duty cycle estimation
US7368898B2 (en) * 2002-07-10 2008-05-06 Marvell World Trade, Ltd. Power array system and method
JP2004096816A (en) 2002-08-29 2004-03-25 Matsushita Electric Ind Co Ltd Multi-output dc-dc converter
US20040196676A1 (en) 2003-04-01 2004-10-07 Matsushita Electric Industrial Co., Ltd. Multi-output DC-DC converter
JP2004304987A (en) 2003-04-01 2004-10-28 Matsushita Electric Ind Co Ltd Multi-output dc-dc converter
US7026795B2 (en) * 2003-07-09 2006-04-11 Advanced Analogic Technologies, Inc. Method for pulse modulation control of switching regulators
JP2007236141A (en) 2006-03-02 2007-09-13 Matsushita Electric Ind Co Ltd Multiple output dc-dc converter and power supply device
US7443148B2 (en) * 2006-09-11 2008-10-28 Micrel, Inc. Constant on-time regulator with increased maximum duty cycle
US7482791B2 (en) * 2006-09-11 2009-01-27 Micrel, Inc. Constant on-time regulator with internal ripple generation and improved output voltage accuracy
KR20080051657A (en) 2006-12-06 2008-06-11 (주)제이디에이테크놀로지 The circuit and method of sensing inductor current in dc/dc converter
US7782036B1 (en) * 2008-01-07 2010-08-24 National Semiconductor Corporation Adaptive on-time control for switching regulators
US8400131B2 (en) * 2010-03-09 2013-03-19 Analog Devices, Inc. Voltage converter and LED driver circuits with progressive boost, skip, and linear mode operation

Also Published As

Publication number Publication date
KR101259894B1 (en) 2013-05-02
US20130249507A1 (en) 2013-09-26

Similar Documents

Publication Publication Date Title
US9046904B2 (en) Apparatus and method for controlling pulse frequency modulation in single-inductor dual-output power circuit
US7595624B2 (en) Slope compensation for switching regulator
US8436591B2 (en) Buck-boost converter with smooth transitions between modes
US8427128B2 (en) Control circuit and method for reducing output ripple in constant on-time switching regulator
US7906943B2 (en) Boost converter with adaptive coil peak current
US9178414B2 (en) Jittering frequency control circuit and method for a switching mode power supply
US9106132B2 (en) Boundary conduction mode switching regulator and driver circuit and control method thereof
US7148670B2 (en) Dual mode buck regulator with improved transition between LDO and PWM operation
US8525502B2 (en) Digital pulse-frequency modulation controller for switch-mode power supplies with frequency targeting and ultrasonic modes
US8907646B2 (en) Power converting circuit and feedback control circuit
AU4423299A (en) Improved power factor correction method and apparatus
US20080106917A1 (en) Variable edge modulation in a switching regulator
US8193790B2 (en) Switching power converter and controller
JP6702010B2 (en) Switching power supply
JP2015089325A (en) Dc/dc converter
US20120249110A1 (en) Power converter
JP2012175868A (en) Device of controlling dc-dc converter
US20150349645A1 (en) Power converter controlling method
JP5955294B2 (en) Switching power supply
US9431900B2 (en) Dynamic operating frequency control of a buck power converter having a variable voltage output
US10027225B2 (en) Switched mode power supply having a staircase current limit
JP2016101085A (en) Controllers for dc/dc converter
JP2007135287A (en) Dc-dc converter
US10804813B2 (en) Power inverter for reducing total harmonic distortion via duty cycle control
US11081957B2 (en) Power converter with multi-mode timing control

Legal Events

Date Code Title Description
AS Assignment

Owner name: DONGBU HITEK CO., LTD., KOREA, REPUBLIC OF

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:KIM, JONGCHEOL;PARK, SEUNG NAM;REEL/FRAME:029829/0873

Effective date: 20130206

STCF Information on status: patent grant

Free format text: PATENTED CASE

AS Assignment

Owner name: DB HITEK CO., LTD., KOREA, REPUBLIC OF

Free format text: CHANGE OF NAME;ASSIGNOR:DONGBU HITEK CO., LTD.;REEL/FRAME:044559/0819

Effective date: 20171101

MAFP Maintenance fee payment

Free format text: PAYMENT OF MAINTENANCE FEE, 4TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1551); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

Year of fee payment: 4

MAFP Maintenance fee payment

Free format text: PAYMENT OF MAINTENANCE FEE, 8TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1552); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

Year of fee payment: 8