JP4195868B2 - Voltage flicker suppression system - Google Patents

Voltage flicker suppression system Download PDF

Info

Publication number
JP4195868B2
JP4195868B2 JP2004065497A JP2004065497A JP4195868B2 JP 4195868 B2 JP4195868 B2 JP 4195868B2 JP 2004065497 A JP2004065497 A JP 2004065497A JP 2004065497 A JP2004065497 A JP 2004065497A JP 4195868 B2 JP4195868 B2 JP 4195868B2
Authority
JP
Japan
Prior art keywords
voltage
flicker
voltage flicker
flicker suppression
devices
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
JP2004065497A
Other languages
Japanese (ja)
Other versions
JP2005261010A (en
Inventor
保憲 武内
暁彦 杉山
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Chugoku Electric Power Co Inc
Original Assignee
Chugoku Electric Power Co Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Chugoku Electric Power Co Inc filed Critical Chugoku Electric Power Co Inc
Priority to JP2004065497A priority Critical patent/JP4195868B2/en
Publication of JP2005261010A publication Critical patent/JP2005261010A/en
Application granted granted Critical
Publication of JP4195868B2 publication Critical patent/JP4195868B2/en
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Images

Classifications

    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
    • Y02E—REDUCTION OF GREENHOUSE GAS [GHG] EMISSIONS, RELATED TO ENERGY GENERATION, TRANSMISSION OR DISTRIBUTION
    • Y02E40/00—Technologies for an efficient electrical power generation, transmission or distribution
    • Y02E40/30—Reactive power compensation

Landscapes

  • Supply And Distribution Of Alternating Current (AREA)
  • Control Of Electrical Variables (AREA)

Description

この発明は、複数の電圧フリッカ抑制装置が分散設置された電力系統内で電圧フリッカを抑制する電圧フリッカ抑制システムに関する。   The present invention relates to a voltage flicker suppression system that suppresses voltage flicker in an electric power system in which a plurality of voltage flicker suppression devices are dispersedly installed.

電力系統では、電気炉や圧延設備等の負荷が発生する不規則かつ急峻な無効電力変動により、瞬時的な系統電圧変動いわゆる電圧フリッカを生じる場合がある。この電圧フリッカを抑制するために、無効電力補償装置いわゆる電圧フリッカ抑制装置が設置される（たとえば特許文献１）。   In an electric power system, there are cases where instantaneous system voltage fluctuations, so-called voltage flickers, occur due to irregular and steep reactive power fluctuations that generate loads such as electric furnaces and rolling equipment. In order to suppress this voltage flicker, a reactive power compensation device, a so-called voltage flicker suppression device is installed (for example, Patent Document 1).

上記フリッカの発生原因となる負荷を有する需要家は、その負荷による電圧フリッカを所定の規制値に抑えるために、上記フリッカ抑制装置を設置する必要がある。このため、フリッカ発生原因が比較的高密度に点在する系統エリアでは、その系統エリア内に複数の電圧フリッカ抑制装置５１〜５４が分散設置されることになる。   A consumer having a load that causes the occurrence of flicker needs to install the flicker suppressing device in order to suppress voltage flicker due to the load to a predetermined regulation value. For this reason, in the grid area where flicker generation causes are scattered at a relatively high density, a plurality of voltage flicker suppression devices 51 to 54 are dispersedly installed in the grid area.

図４は、分散設置された電圧フリッカ抑制装置とそのフリッカ抑制装置の概略構成を単純モデル化して示す。同図の（ａ）に示すように、系統電源１０および系統母線２０を共有する複数の需要家（需要家の構内）３１〜３３にはそれぞれ、フリッカ発生原因となりうる負荷４１〜４４が設置されている。これとともに、それらの負荷４１〜４４がそれぞれに発生する電圧フリッカを補償するための電圧フリッカ抑制装置５１〜５４が系統母線２０上に分散状態で設置されている。   FIG. 4 shows a simplified model of the schematic configuration of the voltage flicker suppressing device and the flicker suppressing device installed in a distributed manner. As shown to (a) of the figure, the load 41-44 which may cause flicker is installed in the some consumers (customer's premises) 31-33 which share the system power supply 10 and the system bus 20, respectively. ing. At the same time, voltage flicker suppressing devices 51 to 54 for compensating voltage flicker generated by the loads 41 to 44 are installed on the system bus 20 in a distributed state.

電圧フリッカ抑制装置５１〜５４は、同図の（ｂ）に示すように、無効電力変動による電圧フリッカを系統母線２０から検出するフリッカ電圧検出部（変動検出部）６１、検出したフリッカ電圧が最小となるような補償動作を上記系統母線２０に対して行う補償制御部６２、フリッカ補償のために瞬時的に必要となる電源を貯めておく蓄電装置６３、補償出力回路部をなす直列トランス６４およびバイパススイッチ６５などにより構成される。各電圧フリッカ抑制装置５１〜５４はそれぞれに独立して動作し、各設置ポイントにて検出されるフリッカ電圧を最小とするような補償を行う。
特開平８−１６３７８１ The voltage flicker suppression devices 51 to 54 include a flicker voltage detection unit (variation detection unit) 61 that detects voltage flicker due to reactive power fluctuation from the system bus 20, as shown in FIG. A compensation control unit 62 that performs a compensation operation for the system bus 20, a power storage device 63 that stores a power source instantaneously required for flicker compensation, a series transformer 64 that forms a compensation output circuit unit, and It is composed of a bypass switch 65 and the like. Each of the voltage flicker suppression devices 51 to 54 operates independently, and performs compensation so as to minimize the flicker voltage detected at each installation point.
JP-A-8-163781

上述したフリッカ抑制システムでは、次のような問題を生じることが本発明者らによりあきらかとされた。   In the above-described flicker suppression system, the present inventors have made it clear that the following problems occur.

すなわち、図４に示したように、同一の系統母線２０上に分散設置された複数の電圧フリッカ抑制装置５１〜５４がそれぞれに独立して補償動作を行うと、その複数の電圧フリッカ抑制装置５１〜５４の間で相互干渉が生じる。すなわち、複数の電圧フリッカ抑制装置５１〜５４はそれぞれ、系統母線２０に現れるフリッカ電圧を検出して、その検出したフリッカ電圧を最小とするような補償動作をその系統母線２０に対して行うが、その補償動作が負荷由来のフリッカ電圧に対してだけではなく、別のフリッカ抑制装置の補償動作に対しても行われてしまうことがある。この相互干渉により、負荷由来の電圧フリッカに対する補償動作が相殺されたり、あるいはその負荷由来の電圧フリッカが増幅拡大されてしまうことがある。この結果、電圧フリッカの補償が円滑に行われなかったり、あるいは補償効果が悪くなったりといった問題が生じる。   That is, as shown in FIG. 4, when a plurality of voltage flicker suppression devices 51 to 54 distributed on the same system bus 20 perform the compensation operation independently of each other, the plurality of voltage flicker suppression devices 51. Mutual interference occurs between ~ 54. That is, each of the plurality of voltage flicker suppressing devices 51 to 54 detects a flicker voltage appearing on the system bus 20 and performs a compensation operation on the system bus 20 to minimize the detected flicker voltage. The compensation operation may be performed not only for the flicker voltage derived from the load but also for the compensation operation of another flicker suppressing device. This mutual interference may cancel the compensation operation for the voltage flicker derived from the load, or the voltage flicker derived from the load may be amplified and enlarged. As a result, there arises a problem that voltage flicker is not compensated smoothly or the compensation effect is deteriorated.

本発明は以上のような問題を鑑みてなされたもので、その目的は、所定エリアの電力系統内に複数の電圧フリッカ抑制装置が分散設置された電圧フリッカ抑制システムにおいて、各フリッカ抑制装置の補償動作をそれぞれ適正に行わせることができるようにし、これにより、電圧フリッカの補償を円滑かつ効果的に行わせることができるようにした電圧フリッカ抑制システムを提供することにある。   The present invention has been made in view of the above problems, and an object of the present invention is to compensate each flicker suppressing device in a voltage flicker suppressing system in which a plurality of voltage flicker suppressing devices are installed in a distributed manner in a power system of a predetermined area. It is an object of the present invention to provide a voltage flicker suppression system that can perform each operation properly, thereby enabling smooth and effective compensation of voltage flicker.

本発明の手段は、所定エリアの電力系統内に複数の電圧フリッカ抑制装置が分散設置された電圧フリッカ抑制システムにおいて、上記複数の電圧フリッカ抑制装置はそれぞれに電圧フリッカの補償動作を行うとともに、その補償動作の制御情報源であるフリッカ電圧の検出情報が上記複数の電圧フリッカ抑制装置間で統合管理され、上記複数の電圧フリッカ抑制装置のフリッカ電圧検出ポイントが同一ポイントに共通化されていることを特徴とする。 According to the present invention, in the voltage flicker suppression system in which a plurality of voltage flicker suppression devices are dispersedly installed in the power system of a predetermined area, each of the plurality of voltage flicker suppression devices performs a compensation operation of the voltage flicker. The flicker voltage detection information that is the control information source for the compensation operation is integrated and managed between the plurality of voltage flicker suppression devices, and the flicker voltage detection points of the plurality of voltage flicker suppression devices are shared by the same point. Features.

また、本発明の別の手段は、所定エリアの電力系統内に複数の電圧フリッカ抑制装置が分散設置された電圧フリッカ抑制システムにおいて、上記複数の電圧フリッカ抑制装置はそれぞれに電圧フリッカの補償動作を行うとともに、その補償動作の制御情報源であるフリッカ電圧の検出情報が上記複数の電圧フリッカ抑制装置間で統合管理され、According to another aspect of the present invention, in the voltage flicker suppression system in which a plurality of voltage flicker suppression devices are dispersedly installed in a power system of a predetermined area, each of the plurality of voltage flicker suppression devices performs a voltage flicker compensation operation. And the flicker voltage detection information that is the control information source of the compensation operation is integrated and managed between the plurality of voltage flicker suppression devices,
上記補償動作の制御量を定める制御信号を信号伝送装置により各電圧フリッカ抑制装置に配信する手段を備え、各電圧フリッカ抑制装置に配信される制御信号に、各電圧フリッカ抑制装置の設置ポイントごとに現れる電圧フリッカの度合いに応じた重み付けを行うようにしたことを特徴とする。  The signal transmission device is provided with means for distributing a control signal for determining the control amount of the compensation operation to each voltage flicker suppressing device, and the control signal distributed to each voltage flicker suppressing device is provided for each installation point of each voltage flicker suppressing device. It is characterized in that weighting is performed according to the degree of voltage flicker that appears.

所定エリアの電力系統内に複数の電圧フリッカ抑制装置が分散設置された電圧フリッカ抑制システムにおいて、各フリッカ抑制装置の補償動作をそれぞれ適正化して電圧フリッカの補償を円滑かつ効果的に行わせることができる。   In a voltage flicker suppression system in which a plurality of voltage flicker suppression devices are dispersedly installed in a power system in a predetermined area, the compensation operation of each flicker suppression device can be optimized to smoothly and effectively compensate voltage flicker. it can.

図１は、本発明による電圧フリッカ抑制システムの第１実施形態を単純モデル化して示す。同図において、（ａ）はシステム全体の概略構成を示し、（ｂ）は電圧フリッカ抑制装置５１〜５４の主要部を示す。   FIG. 1 shows a first embodiment of a voltage flicker suppression system according to the present invention in a simple model. In the figure, (a) shows a schematic configuration of the entire system, and (b) shows a main part of the voltage flicker suppressing devices 51 to 54.

同図の（ａ）に示すように、系統電源１０および系統母線２０を互いに共有する複数の需要家（需要家の構内）３１〜３３にはそれぞれ、フリッカ発生原因となりうる負荷４１〜４４が設置されている。これとともに、それらの負荷４１〜４４がそれぞれに発生する電圧フリッカを補償するための電圧フリッカ抑制装置５１〜５４が分散状態で設置されている。   As shown to (a) of the figure, the load 41-44 which may cause flicker is installed in each of a plurality of consumers (customer premises) 31-33 sharing the system power supply 10 and the system bus 20 with each other. Has been. At the same time, voltage flicker suppression devices 51 to 54 for compensating voltage flicker generated by the loads 41 to 44 are installed in a distributed state.

電圧フリッカ抑制装置５１〜５４は、同図の（ｂ）に示すように、無効電力変動による電圧フリッカを系統母線２０から検出するフリッカ電圧検出部（変動検出部）６１、検出したフリッカ電圧が最小となるような補償動作を上記系統母線２０に対して行う補償制御部６２、フリッカ補償のために瞬時的に必要となる電源を貯めておく蓄電装置６３、補償出力回路部をなす直列トランス６４およびバイパススイッチ６５などにより構成される。その基本原理的な構成は従来と同様であって、各系統母線２０に現れるフリッカ電圧が最小となるような補償動作をその系統母線２０に対して行うように構成されている。   The voltage flicker suppression devices 51 to 54 include a flicker voltage detection unit (variation detection unit) 61 that detects voltage flicker due to reactive power fluctuation from the system bus 20, as shown in FIG. A compensation control unit 62 that performs a compensation operation for the system bus 20, a power storage device 63 that stores a power source instantaneously required for flicker compensation, a series transformer 64 that forms a compensation output circuit unit, and It is composed of a bypass switch 65 and the like. The basic principle of the configuration is the same as that of the prior art, and the compensation operation is performed on the system bus 20 so that the flicker voltage appearing on each system bus 20 is minimized.

従来と相違するところは、複数の電圧フリッカ抑制装置５１〜５４のフリッカ電圧検出ポイントが系統母線２０の同一ポイントに共通化されていることである。その同一ポイントに現れるフリッカ電圧ΔＶは、信号線２５を介して各フリッカ抑制装置５１〜５４のフリッカ電圧検出部６１に入力される。このようにして、補償動作の制御情報源であるフリッカ電圧ΔＶの検出情報が、複数の電圧フリッカ抑制装置５１〜５４間で統合管理されている。一方、補償対象個所すなわち補償動作の出力ポイントについては、フリッカ抑制装置５１〜５４の各設置個所に分散されている。   The difference from the prior art is that the flicker voltage detection points of the plurality of voltage flicker suppressing devices 51 to 54 are shared by the same point of the system bus 20. The flicker voltage ΔV appearing at the same point is input to the flicker voltage detection unit 61 of each of the flicker suppression devices 51 to 54 via the signal line 25. In this way, detection information of the flicker voltage ΔV, which is a control information source for the compensation operation, is integrated and managed between the plurality of voltage flicker suppression devices 51 to 54. On the other hand, the locations to be compensated, that is, the output points of the compensation operation, are distributed to the respective locations where the flicker suppressing devices 51 to 54 are installed.

複数の電圧フリッカ抑制装置５１〜５４は、系統母線２０の同一ポイントにおけるフリッカ電圧ΔＶが最小となるように補償動作を行う。この場合、制御情報源であるフリッカ電圧ΔＶの検出情報が共通化されていることにより、複数の電圧フリッカ抑制装置５１〜５４は、それぞれの補償動作を相殺したり、あるいは補償動作を過剰に行ったりといったような相互干渉を生じることなく、共に上記フリッカ電圧ΔＶを最小とするように協調動作する。これにより、各フリッカ抑制装置５１〜５４の補償動作をそれぞれ適正に行わせて、電圧フリッカの補償を円滑かつ効果的に行わせることができる。   The plurality of voltage flicker suppressing devices 51 to 54 perform a compensation operation so that the flicker voltage ΔV at the same point of the system bus 20 is minimized. In this case, since the detection information of the flicker voltage ΔV that is the control information source is shared, the plurality of voltage flicker suppressing devices 51 to 54 cancel each compensation operation or perform the compensation operation excessively. Both of them perform a cooperative operation so as to minimize the flicker voltage ΔV without causing mutual interference. Thereby, the compensation operation of each of the flicker suppressing devices 51 to 54 can be appropriately performed, and the compensation of the voltage flicker can be performed smoothly and effectively.

なお、電圧フリッカ抑制装置５１〜５４には、インバータ方式の無効電力制御装置（自励式ＳＶＣ）、サイリスタ形無効電力補償装置（ＴＣＲ）などを使用できる。   As the voltage flicker suppressing devices 51 to 54, an inverter type reactive power control device (self-excited SVC), a thyristor type reactive power compensation device (TCR), or the like can be used.

図２は本発明の第２実施形態を単純モデル化して示す。同図において、（ａ）はシステム全体の概略構成を示し、（ｂ）は電圧フリッカ抑制装置５１〜５４の主要部を示す。   FIG. 2 shows a second embodiment of the present invention as a simple model. In the figure, (a) shows a schematic configuration of the entire system, and (b) shows a main part of the voltage flicker suppressing devices 51 to 54.

この第２実施形態の特徴とするところは、分散配置された複数の電圧フリッカ抑制装置５１〜５４間でフリッカ電圧ΔＶの検出ポイントが共通化されているとともに、その共通検出ポイントに現れるフリッカ電圧ΔＶを検出する電圧検出部６１も共通化されている。この共通の電圧検出部６１が検出した情報（フリッカ電圧ΔＶに関する情報）は、信号伝送装置６６を介して各フリッカ抑制装置５１〜５４に配信される。   A feature of the second embodiment is that the detection point of the flicker voltage ΔV is shared among the plurality of voltage flicker suppressing devices 51 to 54 arranged in a distributed manner, and the flicker voltage ΔV appearing at the common detection point. The voltage detection unit 61 for detecting is also shared. Information detected by the common voltage detection unit 61 (information regarding the flicker voltage ΔV) is distributed to each of the flicker suppression devices 51 to 54 via the signal transmission device 66.

各フリッカ抑制装置５１〜５４には、電圧検出部６１の代わりに、上記検出情報を受信して補償制御部６２に引き渡す信号伝送装置６７が設けられている。この場合、検出情報の配信は、検出したフリッカ電圧ΔＶをそのまま伝送してもよいが、デジタル信号に変換して同報伝送させる形式が好適である。   Each of the flicker suppression devices 51 to 54 is provided with a signal transmission device 67 that receives the detection information and passes it to the compensation control unit 62 instead of the voltage detection unit 61. In this case, the detected information may be distributed by transmitting the detected flicker voltage ΔV as it is, but a format in which the detected flicker voltage ΔV is converted into a digital signal and transmitted by broadcast transmission is preferable.

伝送装置６６と６７間の伝送路は、たとえば光ファイバなどを用いた信号専用ラインを用いてもよいが、系統母線２０による電力線搬送によって構築してもよい。この第２実施形態は、比較的広域にわたって分散配置された電圧フリッカ抑制装置５１〜５４を協調動作させる場合にとくに適している。   The transmission line between the transmission devices 66 and 67 may be a signal-dedicated line using, for example, an optical fiber, but may be constructed by power line conveyance by the system bus 20. The second embodiment is particularly suitable for the case where the voltage flicker suppressing devices 51 to 54 distributed in a relatively wide area are cooperatively operated.

また、上記第２実施形態は、各電圧フリッカ抑制装置５１〜５４に配信される制御信号に、電圧フリッカ抑制装置の補償能力に応じた重み付けを行わせるのにも適している。その重み付けを行わせることにより、分散配置された複数のフリッカ抑制装置５１〜５４間に補償能力のバラツキがあったとしても、個々の補償能力に応じた補償動作を行わせることができ、これにより、システムの設備利用効率を高めることができる。   The second embodiment is also suitable for weighting the control signals distributed to the voltage flicker suppressing devices 51 to 54 according to the compensation capability of the voltage flicker suppressing device. By performing the weighting, even if there is a variation in the compensation capability between the plurality of flicker suppressing devices 51 to 54 that are arranged in a distributed manner, it is possible to perform a compensation operation according to the individual compensation capability. , System utilization efficiency can be increased.

図３は本発明の第３実施形態を単純モデル化して示す。同図に示す実施形態では、各電圧フリッカ抑制装置５１〜５４の設置ポイントにおけるフリッカ電圧を個別に検出する集中検出部６１０と、この検出部６１０にて検出した個別情報に基づいて各電圧フリッカ抑制装置５１〜５４における補償動作の制御量を個別に設定および指令する分担制御部６１２を備えている。   FIG. 3 shows a third embodiment of the present invention as a simple model. In the embodiment shown in the figure, a concentration detection unit 610 that individually detects flicker voltages at the installation points of the voltage flicker suppression devices 51 to 54, and each voltage flicker suppression based on individual information detected by the detection unit 610. A sharing control unit 612 is provided for individually setting and commanding the control amount of the compensation operation in the devices 51 to 54.

この第３実施形態によれば、各電圧フリッカ抑制装置５１〜５４の補償動作を、設置ポイントごとに現れるフリッカ電圧の状態に応じて最適化させることが可能である。たとえば、各電圧フリッカ抑制装置５１〜５４に配信される制御信号に、各電圧フリッカ抑制装置５１〜５４の設置ポイントごとに現れる電圧フリッカの度合いに応じた重み付けを行うことができるが、これにより、系統母線２０上の電圧フリッカをさらに円滑かつ高効率に抑制することができる。制御信号の配信には、光ファイバなどによる専用ラインまたは信号系統母線による電力線搬送により行わせることができる。   According to the third embodiment, the compensation operation of each of the voltage flicker suppressing devices 51 to 54 can be optimized according to the state of the flicker voltage appearing for each installation point. For example, the control signal distributed to each voltage flicker suppressing device 51 to 54 can be weighted according to the degree of voltage flicker appearing for each installation point of each voltage flicker suppressing device 51 to 54. The voltage flicker on the system bus 20 can be suppressed more smoothly and efficiently. The distribution of the control signal can be performed by a dedicated line using an optical fiber or the like, or power line conveyance using a signal system bus.

所定エリアの電力系統内に複数の電圧フリッカ抑制装置が分散設置された電圧フリッカ抑制システムにおいて、各フリッカ抑制装置の補償動作をそれぞれ適正化して電圧フリッカの補償を円滑かつ効果的に行わせることができる。   In a voltage flicker suppression system in which a plurality of voltage flicker suppression devices are dispersedly installed in a power system in a predetermined area, the compensation operation of each flicker suppression device can be optimized to smoothly and effectively compensate voltage flicker. it can.

本発明による電圧フリッカ抑制システムの第１実施形態を単純モデル化して示す系統ブロック図である。1 is a system block diagram showing a first embodiment of a voltage flicker suppression system according to the present invention in a simple model. 本発明の第２実施形態を単純モデル化して示す系統ブロック図である。It is a systematic block diagram which shows 2nd Embodiment of this invention as a simple model. 本発明の第３実施形態を単純モデル化して示す系統ブロック図である。It is a systematic block diagram which shows 3rd Embodiment of this invention as a simple model. 従来のる電圧フリッカ抑制システムの構成例を単純モデル化して示す系統ブロック図である。It is a systematic block diagram which shows the structural example of the conventional voltage flicker suppression system as a simple model.

符号の説明Explanation of symbols

１０ 系統電源
２０ 系統母線
２５ 信号線
３１〜３３ 需要家
４１〜４４ 負荷
５１〜５４ 電圧フリッカ抑制装置
６１ フリッカ電圧検出部（変動検出部）
６１０ 集中検出部
６１２ 分担制御部
６２ 補償制御部
６３ 蓄電装置
６４ 直列トランス
６５ バイパススイッチ
６６，６７ 信号伝送装置
ΔＶ フリッカ電圧 DESCRIPTION OF SYMBOLS 10 System power supply 20 System bus 25 Signal line 31-33 Consumer 41-44 Load 51-54 Voltage flicker suppression apparatus 61 Flicker voltage detection part (variation detection part)
610 Concentration detection unit 612 Sharing control unit 62 Compensation control unit 63 Power storage device 64 Series transformer 65 Bypass switch 66, 67 Signal transmission device ΔV Flicker voltage

Claims (4)

所定エリアの電力系統内に複数の電圧フリッカ抑制装置が分散設置された電圧フリッカ抑制システムにおいて、上記複数の電圧フリッカ抑制装置はそれぞれに電圧フリッカの補償動作を行うとともに、その補償動作の制御情報源であるフリッカ電圧の検出情報が上記複数の電圧フリッカ抑制装置間で統合管理され、上記複数の電圧フリッカ抑制装置のフリッカ電圧検出ポイントが同一ポイントに共通化されていることを特徴とする電圧フリッカ抑制システム。 In a voltage flicker suppression system in which a plurality of voltage flicker suppression devices are distributed in a power system in a predetermined area, each of the plurality of voltage flicker suppression devices performs a compensation operation for voltage flicker, and a control information source for the compensation operation. The flicker voltage detection information is integrated and managed between the plurality of voltage flicker suppression devices, and the flicker voltage detection points of the plurality of voltage flicker suppression devices are shared by the same point. system. 請求項１において、上記補償動作の制御量を定める制御信号を信号伝送装置により各電圧フリッカ抑制装置に配信する手段を備えたことを特徴とする電圧フリッカ抑制システム。   2. The voltage flicker suppression system according to claim 1, further comprising means for distributing a control signal for determining a control amount of the compensation operation to each voltage flicker suppression device by a signal transmission device. 所定エリアの電力系統内に複数の電圧フリッカ抑制装置が分散設置された電圧フリッカ抑制システムにおいて、上記複数の電圧フリッカ抑制装置はそれぞれに電圧フリッカの補償動作を行うとともに、その補償動作の制御情報源であるフリッカ電圧の検出情報が上記複数の電圧フリッカ抑制装置間で統合管理され、
上記補償動作の制御量を定める制御信号を信号伝送装置により各電圧フリッカ抑制装置に配信する手段を備え、各電圧フリッカ抑制装置に配信される制御信号に、各電圧フリッカ抑制装置の設置ポイントごとに現れる電圧フリッカの度合いに応じた重み付けを行うようにしたことを特徴とする電圧フリッカ抑制システム。 In a voltage flicker suppression system in which a plurality of voltage flicker suppression devices are installed in a distributed manner in a power system of a predetermined area, each of the plurality of voltage flicker suppression devices performs a compensation operation for the voltage flicker, and a control information source for the compensation operation The flicker voltage detection information is integrated and managed between the plurality of voltage flicker suppression devices,
Means for distributing a control signal for determining a control amount of the compensation operation to each voltage flicker suppression device by a signal transmission device, and for each control point distributed to each voltage flicker suppression device, for each installation point of each voltage flicker suppression device A voltage flicker suppression system characterized by weighting according to the degree of voltage flicker that appears . 請求項２又は３において、各電圧フリッカ抑制装置に配信される制御信号に、電圧フリッカ抑制装置の補償能力に応じた重み付けを行うようにしたことを特徴とする電圧フリッカ抑制システム。 4. The voltage flicker suppression system according to claim 2, wherein the control signal distributed to each voltage flicker suppression device is weighted according to the compensation capability of the voltage flicker suppression device.
JP2004065497A 2004-03-09 2004-03-09 Voltage flicker suppression system Expired - Fee Related JP4195868B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP2004065497A JP4195868B2 (en) 2004-03-09 2004-03-09 Voltage flicker suppression system

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2004065497A JP4195868B2 (en) 2004-03-09 2004-03-09 Voltage flicker suppression system

Publications (2)

Publication Number Publication Date
JP2005261010A JP2005261010A (en) 2005-09-22
JP4195868B2 true JP4195868B2 (en) 2008-12-17

Family

ID=35086210

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2004065497A Expired - Fee Related JP4195868B2 (en) 2004-03-09 2004-03-09 Voltage flicker suppression system

Country Status (1)

Country Link
JP (1) JP4195868B2 (en)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP5963250B2 (en) * 2012-07-06 2016-08-03 一般財団法人電力中央研究所 Customer voltage stabilization system in low-voltage distribution system.
US10135247B2 (en) * 2013-10-17 2018-11-20 General Electric Company Methods and systems for integrated Volt/VAr control in electric network

Also Published As

Publication number Publication date
JP2005261010A (en) 2005-09-22

Similar Documents

Publication Publication Date Title
JP4672525B2 (en) Power quality maintenance control device
AU2011326721B2 (en) Static bypass switch with built in transfer switch capabilities
JP5928736B2 (en) Inverter with AC interface for AC module connection
US8767362B2 (en) Islanded power system with distributed power supply
JP2009033967A (en) Power system protective device
JP2009131073A (en) Power control system, power control apparatus, power control method, and program
JP6778665B2 (en) Power system load frequency control device and method
JP2010264857A (en) Control device and control method of voltage fluctuation compensation device for electric railway
JP3876562B2 (en) System linkage method for natural energy power generation equipment
JP4195868B2 (en) Voltage flicker suppression system
JP2006288079A (en) Power equipment connection device, power supply system, power equipment connection method, and power system operation method
JP2008005638A (en) Power supply device
JP2003244852A (en) Power generation system for distributed power sources
JP2019154119A (en) Load frequency controller
JP2005245136A (en) Reverse-tidal-current-preventing systematically interconnecting system
JP2009290939A (en) Generator system and method of controlling generator system
JP2010148297A (en) Uninterruptible power supply system
JP5422608B2 (en) Grid interconnection device
JP4365332B2 (en) Single operation detector for power generation facilities
JPS6127981B2 (en)
JP6677665B2 (en) Power supply system and power supply system control method
JP2017162274A (en) Information processing system
KR102519641B1 (en) Current output control apparatus for frt(fault ride through) and control method of the apparatus
JP2017195775A (en) Individual operation detection device
CN115459271B (en) Control method and allocation device for allocating power load

Legal Events

Date Code Title Description
A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20061012

A977 Report on retrieval

Free format text: JAPANESE INTERMEDIATE CODE: A971007

Effective date: 20080208

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20080219

A521 Written amendment

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20080418

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20080902

A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20080929

R150 Certificate of patent or registration of utility model

Ref document number: 4195868

Country of ref document: JP

Free format text: JAPANESE INTERMEDIATE CODE: R150

Free format text: JAPANESE INTERMEDIATE CODE: R150

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20111003

Year of fee payment: 3

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20111003

Year of fee payment: 3

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20111003

Year of fee payment: 3

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20111003

Year of fee payment: 3

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20121003

Year of fee payment: 4

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20121003

Year of fee payment: 4

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20121003

Year of fee payment: 4

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20131003

Year of fee payment: 5

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

LAPS Cancellation because of no payment of annual fees