EP3139484B1 - A mains power converter, a controller therefor, and methods of operating the same - Google Patents

A mains power converter, a controller therefor, and methods of operating the same Download PDF

Info

Publication number
EP3139484B1
EP3139484B1 EP15183633.5A EP15183633A EP3139484B1 EP 3139484 B1 EP3139484 B1 EP 3139484B1 EP 15183633 A EP15183633 A EP 15183633A EP 3139484 B1 EP3139484 B1 EP 3139484B1
Authority
EP
European Patent Office
Prior art keywords
voltage
mains
power
cycle
switch
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
EP15183633.5A
Other languages
German (de)
French (fr)
Other versions
EP3139484A1 (en
Inventor
Dick Cornelis Johannes BÜTHKER
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NXP BV
Original Assignee
NXP BV
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NXP BV filed Critical NXP BV
Priority to EP15183633.5A priority Critical patent/EP3139484B1/en
Priority to US15/255,248 priority patent/US10014766B2/en
Priority to CN201610803825.6A priority patent/CN106505885B/en
Publication of EP3139484A1 publication Critical patent/EP3139484A1/en
Application granted granted Critical
Publication of EP3139484B1 publication Critical patent/EP3139484B1/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • HELECTRICITY
    • H02GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
    • H02MAPPARATUS FOR CONVERSION BETWEEN AC AND AC, BETWEEN AC AND DC, OR BETWEEN DC AND DC, AND FOR USE WITH MAINS OR SIMILAR POWER SUPPLY SYSTEMS; CONVERSION OF DC OR AC INPUT POWER INTO SURGE OUTPUT POWER; CONTROL OR REGULATION THEREOF
    • H02M3/00Conversion of dc power input into dc power output
    • H02M3/02Conversion of dc power input into dc power output without intermediate conversion into ac
    • H02M3/04Conversion of dc power input into dc power output without intermediate conversion into ac by static converters
    • HELECTRICITY
    • H02GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
    • H02MAPPARATUS FOR CONVERSION BETWEEN AC AND AC, BETWEEN AC AND DC, OR BETWEEN DC AND DC, AND FOR USE WITH MAINS OR SIMILAR POWER SUPPLY SYSTEMS; CONVERSION OF DC OR AC INPUT POWER INTO SURGE OUTPUT POWER; CONTROL OR REGULATION THEREOF
    • H02M7/00Conversion of ac power input into dc power output; Conversion of dc power input into ac power output
    • H02M7/02Conversion of ac power input into dc power output without possibility of reversal
    • H02M7/04Conversion of ac power input into dc power output without possibility of reversal by static converters
    • H02M7/12Conversion of ac power input into dc power output without possibility of reversal by static converters using discharge tubes with control electrode or semiconductor devices with control electrode
    • H02M7/21Conversion of ac power input into dc power output without possibility of reversal by static converters using discharge tubes with control electrode or semiconductor devices with control electrode using devices of a triode or transistor type requiring continuous application of a control signal
    • H02M7/217Conversion of ac power input into dc power output without possibility of reversal by static converters using discharge tubes with control electrode or semiconductor devices with control electrode using devices of a triode or transistor type requiring continuous application of a control signal using semiconductor devices only
    • HELECTRICITY
    • H02GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
    • H02MAPPARATUS FOR CONVERSION BETWEEN AC AND AC, BETWEEN AC AND DC, OR BETWEEN DC AND DC, AND FOR USE WITH MAINS OR SIMILAR POWER SUPPLY SYSTEMS; CONVERSION OF DC OR AC INPUT POWER INTO SURGE OUTPUT POWER; CONTROL OR REGULATION THEREOF
    • H02M1/00Details of apparatus for conversion
    • H02M1/12Arrangements for reducing harmonics from ac input or output
    • HELECTRICITY
    • H02GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
    • H02MAPPARATUS FOR CONVERSION BETWEEN AC AND AC, BETWEEN AC AND DC, OR BETWEEN DC AND DC, AND FOR USE WITH MAINS OR SIMILAR POWER SUPPLY SYSTEMS; CONVERSION OF DC OR AC INPUT POWER INTO SURGE OUTPUT POWER; CONTROL OR REGULATION THEREOF
    • H02M1/00Details of apparatus for conversion
    • H02M1/14Arrangements for reducing ripples from dc input or output
    • HELECTRICITY
    • H02GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
    • H02MAPPARATUS FOR CONVERSION BETWEEN AC AND AC, BETWEEN AC AND DC, OR BETWEEN DC AND DC, AND FOR USE WITH MAINS OR SIMILAR POWER SUPPLY SYSTEMS; CONVERSION OF DC OR AC INPUT POWER INTO SURGE OUTPUT POWER; CONTROL OR REGULATION THEREOF
    • H02M1/00Details of apparatus for conversion
    • H02M1/14Arrangements for reducing ripples from dc input or output
    • H02M1/15Arrangements for reducing ripples from dc input or output using active elements
    • HELECTRICITY
    • H02GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
    • H02MAPPARATUS FOR CONVERSION BETWEEN AC AND AC, BETWEEN AC AND DC, OR BETWEEN DC AND DC, AND FOR USE WITH MAINS OR SIMILAR POWER SUPPLY SYSTEMS; CONVERSION OF DC OR AC INPUT POWER INTO SURGE OUTPUT POWER; CONTROL OR REGULATION THEREOF
    • H02M1/00Details of apparatus for conversion
    • H02M1/44Circuits or arrangements for compensating for electromagnetic interference in converters or inverters
    • HELECTRICITY
    • H02GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
    • H02MAPPARATUS FOR CONVERSION BETWEEN AC AND AC, BETWEEN AC AND DC, OR BETWEEN DC AND DC, AND FOR USE WITH MAINS OR SIMILAR POWER SUPPLY SYSTEMS; CONVERSION OF DC OR AC INPUT POWER INTO SURGE OUTPUT POWER; CONTROL OR REGULATION THEREOF
    • H02M3/00Conversion of dc power input into dc power output
    • H02M3/02Conversion of dc power input into dc power output without intermediate conversion into ac
    • H02M3/04Conversion of dc power input into dc power output without intermediate conversion into ac by static converters
    • H02M3/06Conversion of dc power input into dc power output without intermediate conversion into ac by static converters using resistors or capacitors, e.g. potential divider
    • H02M3/07Conversion of dc power input into dc power output without intermediate conversion into ac by static converters using resistors or capacitors, e.g. potential divider using capacitors charged and discharged alternately by semiconductor devices with control electrode, e.g. charge pumps
    • HELECTRICITY
    • H02GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
    • H02MAPPARATUS FOR CONVERSION BETWEEN AC AND AC, BETWEEN AC AND DC, OR BETWEEN DC AND DC, AND FOR USE WITH MAINS OR SIMILAR POWER SUPPLY SYSTEMS; CONVERSION OF DC OR AC INPUT POWER INTO SURGE OUTPUT POWER; CONTROL OR REGULATION THEREOF
    • H02M7/00Conversion of ac power input into dc power output; Conversion of dc power input into ac power output
    • H02M7/02Conversion of ac power input into dc power output without possibility of reversal
    • H02M7/04Conversion of ac power input into dc power output without possibility of reversal by static converters
    • H02M7/06Conversion of ac power input into dc power output without possibility of reversal by static converters using discharge tubes without control electrode or semiconductor devices without control electrode
    • HELECTRICITY
    • H02GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
    • H02MAPPARATUS FOR CONVERSION BETWEEN AC AND AC, BETWEEN AC AND DC, OR BETWEEN DC AND DC, AND FOR USE WITH MAINS OR SIMILAR POWER SUPPLY SYSTEMS; CONVERSION OF DC OR AC INPUT POWER INTO SURGE OUTPUT POWER; CONTROL OR REGULATION THEREOF
    • H02M7/00Conversion of ac power input into dc power output; Conversion of dc power input into ac power output
    • H02M7/02Conversion of ac power input into dc power output without possibility of reversal
    • H02M7/04Conversion of ac power input into dc power output without possibility of reversal by static converters
    • H02M7/12Conversion of ac power input into dc power output without possibility of reversal by static converters using discharge tubes with control electrode or semiconductor devices with control electrode
    • H02M7/21Conversion of ac power input into dc power output without possibility of reversal by static converters using discharge tubes with control electrode or semiconductor devices with control electrode using devices of a triode or transistor type requiring continuous application of a control signal
    • H02M7/217Conversion of ac power input into dc power output without possibility of reversal by static converters using discharge tubes with control electrode or semiconductor devices with control electrode using devices of a triode or transistor type requiring continuous application of a control signal using semiconductor devices only
    • H02M7/2176Conversion of ac power input into dc power output without possibility of reversal by static converters using discharge tubes with control electrode or semiconductor devices with control electrode using devices of a triode or transistor type requiring continuous application of a control signal using semiconductor devices only comprising a passive stage to generate a rectified sinusoidal voltage and a controlled switching element in series between such stage and the output
    • HELECTRICITY
    • H02GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
    • H02MAPPARATUS FOR CONVERSION BETWEEN AC AND AC, BETWEEN AC AND DC, OR BETWEEN DC AND DC, AND FOR USE WITH MAINS OR SIMILAR POWER SUPPLY SYSTEMS; CONVERSION OF DC OR AC INPUT POWER INTO SURGE OUTPUT POWER; CONTROL OR REGULATION THEREOF
    • H02M1/00Details of apparatus for conversion
    • H02M1/0067Converter structures employing plural converter units, other than for parallel operation of the units on a single load
    • H02M1/007Plural converter units in cascade

Landscapes

  • Engineering & Computer Science (AREA)
  • Power Engineering (AREA)
  • Physics & Mathematics (AREA)
  • Electromagnetism (AREA)
  • Rectifiers (AREA)

Description

    Field of the Invention
  • This disclosure relates to power converters configured to convert AC mains power to a DC output voltage, controllers therefor and to methods of operating the same.
  • Background of the invention
  • Many applications which operate at a low voltage such as 3.3V, or 5V or 12V, benefit from being connected to a mains power supply. Previously, a conventional way of obtaining a low voltage was to use a high-voltage capacitive divider, in which a capacitor is used as an impedance. The capacitor current is rectified and used. This method is efficient, but the capacitor is large and expensive.
  • Another conventional solution is to use rectification and a switched mode DC-DC converter, which may be configured to operate with a high efficiency, but these are generally expensive, due to the high voltages involved. At the low duty cycles involved, these are challenging to control; for example to convert 325V down to 3.3V, the DC-DC converter would have to operate at only 1% duty-cycle.
  • A further known solution, which is generally less expensive than use of a DC-DC converter, is to use a linear voltage regulator, such as a low drop-out voltage regulator (LDO). A voltage regulator typically comprises a power FET and a differential amplifier. The differential amplifier compares the output voltage - or alternatively and more commonly a well-defined fraction of the output voltage - with a reference voltage, and drives the power FET in linear mode to maintain a fixed output voltage. A voltage regulator would be extremely inefficient if used to down-convert a mains voltage to a typical low-voltage: for instance, used with the same 220V mains supply resulting in peak voltages of 325V, to provide power for a 3.3V output voltage, it has to drop 322 V. So, in known solutions, the supply to the voltage regulator is normally provided by a capacitor, which is charged to an intermediate voltage (just above the output DC voltage for good efficiency) from the rectified mains. Establishing the intermediate voltage is typically done by so-called "gated rectification", in which the mains is rectified by a bridge rectifier, and the output switchedly connected to the capacitor. It has been proposed to replace the voltage regulator with a DC-DC converter, such as a switched mode power converter.
  • Relevant prior art for the invention is EP2775604 A1 . This document discloses in Fig.5 a cascaded two stage converter system comprising a first AC power converter configured to convert AC mains power to a low DC output voltage and a second DC-DC switched mode power supply.
  • However, ripple from the DC-DC converter may generate EMI.
  • Summary
  • According to a first aspect of the present disclosure, there is provided a power converter configured to convert AC mains power to a DC output voltage which is lower than a peak voltage of the AC mains, the AC mains having a half-cycle consisting of a low-voltage part and a high-voltage part, the power converter comprising: a capacitor configured to store charge at a voltage range which is intermediate the peak voltage and the DC output voltage; a gated rectification stage comprising a rectifier for rectifying an AC mains power, and at least one switch configured to supply the rectified AC mains power to the capacitor during only the low-voltage part of a half-cycle of the AC mains; and a switched mode DC-DC power conversion stage comprising at least one further switch and configured to convert power from the capacitor to the DC output voltage during only the high-voltage part of a half-cycle of the AC mains. The at least one switch may be a single switch, or may be more than one switch - for example in embodiments in which the rectifier is a full bridge rectifier, there may be provided a switch for each of two the output-side arms of the full-bridge rectifier. In other embodiments, one or more diodes of the rectifier may be replaced by a respective synchronous rectification switch. The synchronous rectification switch or switches may then be at least a part of the one or more switches.
  • By operating the DC-DC power conversion stage to operate during only the high-voltage part of a half-cycle of the AC mains, it becomes possible to effectively isolate the source of EMI - that is to say, the switched mode DC-DC converter - from the mains input, without requiring the use of an EMI in-line filtering.
  • In one or more embodiments, a maximum absolute voltage of the AC mains during the low-voltage part of a half-cycle of the AC mains is no more than 4 times the DC output voltage, or no less than 2V more than the DC output voltage. The intermediate voltage may be within a range having a minimum being no less than 2V higher than the DC output voltage, and a maximum which is not more than 4 times the minimum.
  • In one of more embodiments, the cycle has a cycle period, and the low-voltage part of a half-cycle occupies no more than 5% of the cycle period.
  • In one or more embodiments, the power converter may further comprise a smoothing capacitor coupled to an output of the DC-DC power conversion stage and for smoothing the DC output voltage. Such a smoothing capacitor may reduce the effect of temporarily disabling the DC-DC power conversion stage during the low-voltage part of the mains half-cycle.
  • In one or more embodiments, the power converter may further comprise a controller configured to ensure the at least further switch is open, thereby disabling the DC-DC converter, during the low-voltage part of a half-cycle of the AC mains.
  • According to another aspect of the present disclosure, there is provided a controller configured to operate a mains power converter as described above, and comprising a first switch control subunit adapted to periodically open and close the at least one switch to generate a gated rectification and charge a capacitor to an intermediate voltage, and a further switch control subunit adapted to, in response to the at least one switch being open, periodically open and close the at least one further switch to generate an output voltage, the intermediate voltage being intermediate a peak voltage of the mains and the output voltage.
  • According to a further aspect of the present disclosure, there is provided a mains power supply for a mobile device and comprising a power converter as just described, an input for direct connection to a mains supply, and an output for direct connection to the mobile device. The mains power supply might not include any other inductive component or EMI or mains filter. The mains power supply may, nevertheless, be suitable for use in applications in which a high harmonic quality of the mains is required.
  • According to another aspect of the present disclosure, there is provided an electronic equipment comprising a mains power supply as just discussed. The electronic equipment may further comprise a memory and a processor, or other circuitry such as a graphical user interface, at least one of which is operable at a voltage of 3.3V, 5 V and 12V.
  • According to a further aspect of the present disclosure, there is provided a method of converting an AC mains power to a DC output voltage which is lower than a peak voltage of the AC mains, the AC mains having a half-cycle consisting of a low-voltage part and a high-voltage part, the method comprising: rectifying the AC mains power, and switching at least one switch to supply the rectified AC mains power to a capacitor during only the low-voltage part of a half-cycle of the AC mains; storing the charge in the capacitor at a voltage range which is intermediate the peak voltage and the DC output voltage; and operating a least one further switch, the at least one further switch being comprised in a DC-DC power conversion stage configured to convert power from the capacitor to the DC output voltage during only the high-voltage part of a half-cycle of the AC mains.
  • The DC-DC power converter may be any one of a variety of types of switched mode power converter. For instance and without limitation, it may be a flyback converter, or a half-bridge converter; generally the DC-DC converter may be a buck-converter, since a buck converter reduces the voltage between the input and the output.
  • Brief description of Drawings
  • Embodiments of the invention will be described, by way of example only, with reference to the drawings, in which
    • figure 1 shows, schematically, a power converter comprising a gated rectification stage, an intermediate capacitor and a DC-DC power conversion stage;
    • figure 2 shows a block diagram of a conceptual two stage power converter, including EMI isolation;
    • figure 3 shows a flow diagram according to an example method according to the present disclosure; and
    • figure 4 shows an example of a switched mode DC-DC power conversion stage which may be used in of one or more embodiments.
  • It should be noted that the Figures are diagrammatic and not drawn to scale. Relative dimensions and proportions of parts of these Figures have been shown exaggerated or reduced in size, for the sake of clarity and convenience in the drawings. The same reference signs are generally used to refer to corresponding or similar feature in modified and different embodiments
  • Detailed description of embodiments
  • Figure 1 shows a power converter 100. The power converter 100 comprises an input 105 which may be connected, as shown, direct to an AC mains supply 102. The AC mains supply 102 is rectified by bridge rectifier 112. The rectified voltage is connected intermittently, that is to say, in a gated fashion, across capacitor 120, the connection and disconnection being controlled by means of switch 114 in series with the capacitor 120. The rectifier 112 and switch 114 thus comprise a gated rectification stage 110.
  • The capacitor 120 acts as an input source to a switched mode DC-DC power converter 130. An output smoothing capacitor 160 may be connected across the output of the DC-DC power converter, from which the output is also taken.
  • The figure also shows the voltage waveforms at three positions or nodes: node A, which is at the output of the rectifier; node B, which is at the output of the gated rectification stage - that is to say at the input of the capacitor 120; and node C at the output of the power converter. The scales of the voltage waveforms are not the same. As is shown schematically each of the waveforms is affected by ripple arising from the switching operation of the DC-DC power conversion stage. It will be appreciated that although the gated rectification has a periodicity which is twice the mains frequency, the DC-DC power conversion stage typically switches in frequencies in the range of kilohertz to megahertz, for instance 0.5kHz to 5MHz - that is to say at a frequency which is between 10 and 100,000 times higher than main frequencies - the frequency of the ripple on the signals is correspondingly higher (the scale of the ripple has been stretched in the diagram in order to prevent its obscuration).
  • In order to prevent the ripple from the DC - DC power converter stage corrupting the mains input, the skilled person may introduce an EMI filter arrangements between the mains input and the gated rectification stage. Such an EMI filter arrangement may be provided as one or more separate components. A standard EMI filter arrangement can remove EMI sufficiently to comply with legal requirements, but is rather large and costly and reduces efficiency. In comparison, a gated rectifier is a very small circuit with high efficiency.
  • Figure 1 also shows, schematically a controller 131, which comprises a control subunit 132 and a second control subunit 133. The controller subunit 132 and the second control subunit 133 are for controlling, respectively, the gated rectification stage and the DC - DC power conversion stage
  • A typical schematic diagram of a conventional EMI filter is shown in figure 2, and comprises a series-parallel arrangement of so-called X-capacitors Cx between the live and neutral part of the mains line-in, and inductors (or chokes) L1, L2. This is followed by a second stage f so-called Y-capacitors (Cy).
  • However, the inventor has appreciated that the EMI disturbance is introduced by operating a switched mode power conversion stage during the interval that the rectification stage is connected, and that this interval is relatively short; thus, by disabling the switched mode power conversion stage during the interval that the rectification stage is supplying charge to the capacitor, it may be possible to improve the EMI performance of the overall device.
  • This is shown, schematically, in figure 3. Figure 3 shows a schematic of a power converter 300 configured to convert AC mains power to a DC output voltage which is lower than a peak voltage of the AC mains. The power converter comprises a capacitor 320 configured to store charge at a voltage range which is intermediate the peak voltage and the DC output voltage. The power converter further comprises a gated rectification stage 310. The gated rectification stage is not shown in detail, but may include a rectifier for rectifying an AC mains power as shown in figure 1, and at least one switch configured to supply the rectified AC mains power to the capacitor during only the low-voltage part of a half-cycle of the AC mains. This is effected, conceptually, by switching the selection switch 340 to the left, to connect the gated rectification stage 310 to the capacitor, during the low-voltage part of the mains half-cycle.
  • The power converter also comprises a second stage 330. The second stage is a switched mode DC-DC power conversion stage. The second stage comprises at least one further switch and is configured to convert power from the capacitor to the DC output voltage during only the high-voltage part of a half-cycle of the AC mains. This is effected, conceptually, by switching the switch 340 to the right, during the high voltage part of the half-cycle of the AC-mains.
  • As is shown in conceptually in figure 3, the switch 340 is a double pole single throw (DPST) switch, so only one, of the first stage - gated rectification, and the second stage - DC-DC power converter, is connected to the capacitor at any moment. As a result any EMI which results from the DC-DC power conversion stage, for instance from the relatively high frequency switching of the DC-DC power conversion stage, can be isolated from the gated rectification stage, and thus the requirement for a EMI filter arrangement may be removed. The skilled person will appreciate that operation of a DPST may include a "dead" period during switching, while neither pole is connected - in the present instance, this corresponds to an optional transition stage; for instance the DC-DC operation starts up only once the gated rectification has resulted in the gating switch being opened. So-called "flash-over" may thereby be prevented.
  • Although, as shown in figure 3, the isolation may be provided by a separate switch, in other embodiments, the isolation may be effected by use of the gating switch or switches in the rectification stage, in combination with the switch or switches in the DC-DC power conversion stage. Specifically, since the gating switch isolates the rectifier from the DC-DC conversion stage when gating switch is open, it is only necessary to ensure that the DC-DC power conversion stage is inoperable whenever the gating switch is closed, to provide the appropriate isolation.
  • The specific implementation method chosen to ensure that the DC-DC power conversion stage is inoperable, will depend on the specific type of DC-DC converter used. For instance, in the case of a half-bridge converter, this may be achieved by holding both the low-side switch and the high-side switch open, through the duration of the low-voltage part of the mains half-cycle whilst the gating switch is closed.
  • An example DC-DC power conversion stage which may be comprised in one or more embodiments, is shown in figure 4. The figure shows a half-bridge converter 400 which as shown may operate as a hysteretic converter. The converter comprises a controller 405, and inductor 410, which has an output terminal connected to the converter output (shown at node C), for providing a DC output voltage, and an input terminal connected to the intermediate, or half-bridge, node SW connecting two, series connected, switches 420 and 430. One of these two switches, 420, forms a high-side switch (HSS), with its other main terminal being connected to the DC-DC power converter input (at node B). The other of these two switches, 430, forms a low-side switch (LSS), with its other main terminal being connected to ground. The two switches 420 and 430 are controlled through their respective control terminals by means of a control subunit 450 which provides logic and dead time control. The control subunit provides outputs to respective drivers 425 and 435 to drive the control terminals of the HSS 420 and LSS 430. A smoothing capacitor 160 is provided across the output of the DC - DC power conversion stage, and a resistor divider 440 is also provided across the output in order to provide a scaled version of the DC output voltage to an operational amplifier (opamp) 460 which compares the scaled version with a reference voltage, which may be for instance be 0.8V as shown. The opamp 460 sends an output enable signal to the control subunit 450, in the event that the scaled version of the output voltage falls below 0.8 V, thereby indicating that the HSS 420 should be closed and the LSS 430 opened in order to connect the half bridge node SW to the DC-DC power conversion stage's input voltage at node B.
  • Control subunit 450 is further supplied with another input, which is provided from the output of a comparator which compares a further reference voltage (which may be, as shown 1.2 V) with an "ENABLE" input. This "ENABLE" input determines whether the gating switch of the gated rectification stage is open.
  • In the event that the gating switch of the gated rectification stage is closed, the control subunit 450 disables the hysteretic converter, by opening both HSS and LSS switch 420 and 430. The HSS and LSS are both held open until the gating switch of the gated rectification stage is opened. Since the switching of the hysteretic converter is thereby interrupted, any EMI associated with, or generated by, such switching is suspended. The input to the power converter 100 is thus isolated from the DC - DC power conversion stage.
  • It will be appreciated, that as shown in figure 4, the controller 405 may include the HSS 420 and LSS 430 which may comprise the one or more further switches. In other embodiments the controller 405 may be distinct components or separate from the one or more further switches, for instance HSS 420 and LSS 430 may be distinct or separate from the controller 405, such as is shown in figure 1, in which subcontroller 133 for the DC-DC power conversion stage is shown as being separate from the DC-DC power conversion stage itself.
  • Furthermore, it will be appreciated that the double pole single throw switch 320 shown in figure 3, may comprise a combination of the HSS, LSS just described and the gated rectification gating switch. In one or more other embodiments, in which the DC - DC power conversion stage is provided by another type of converter, such as for instance the fly back converter having only one switching component, the conceptual switch 320 may be comprised of the gated rectification stage gating switch and the switching component of the DC - DC power conversion stage.
  • Methods of operation of DC-DC converters suitable for use in embodiments will be well-known to the skilled person, and so will not be repeated here. It is noted, however, that a particularly convenient, though non-limiting, control methodology is hysteretic control. As the skilled person will appreciate, in hysteretic control, a comparator is used to measure the voltage on the output capacitor, and whenever the output voltage drops below the desired value - for example 3.3V, a conversion pulse is generated.
  • From reading the present disclosure, other variations and modifications will be apparent to the skilled person. Such variations and modifications may involve equivalent and other features which are already known in the art of power converters, and which may be used instead of, or in addition to, features already described herein.
  • Although the appended claims are directed to particular combinations of features, it should be understood that the scope of the disclosure of the present invention also includes any novel feature or any novel combination of features disclosed herein either explicitly or implicitly or any generalisation thereof, whether or not it relates to the same invention as presently claimed in any claim and whether or not it mitigates any or all of the same technical problems as does the present invention.
  • Features which are described in the context of separate embodiments may also be provided in combination in a single embodiment. Conversely, various features which are, for brevity, described in the context of a single embodiment, may also be provided separately or in any suitable sub-combination. The applicant hereby gives notice that new claims may be formulated to such features and/or combinations of such features during the prosecution of the present application or of any further application derived therefrom.
  • For the sake of completeness it is also stated that the term "comprising" does not exclude other elements or steps, the term "a" or "an" does not exclude a plurality, a single processor or other unit may fulfil the functions of several means recited in the claims and reference signs in the claims shall not be construed as limiting the scope of the claims.

Claims (12)

  1. A power converter (100) configured to convert AC mains power to a DC output voltage which is lower than a peak absolute voltage of the AC mains, the AC mains having a half-cycle consisting of a low-voltage part and a high-voltage part, the power converter comprising:
    a capacitor (120) configured to store charge at a voltage range which is intermediate the peak voltage and the DC output voltage;
    a gated rectification stage (110) comprising
    a rectifier (112) for rectifying an AC mains power, and
    at least one switch (114) configured to supply the rectified AC mains power to the capacitor during only the low-voltage part of a half-cycle of the AC mains;
    and a switched mode DC-DC power conversion stage (130) comprising at least one further switch (420, 430)
    caracterised in that it is configured to convert power from the capacitor to the DC output voltage during only the high-voltage part of a half-cycle of the AC mains.
  2. A power converter as claimed in claim 1, wherein a maximum absolute voltage of the AC mains during the low-voltage part of a half-cycle of the AC mains is no more than 4 times the DC output voltage.
  3. A power converter as claimed in claim 2, wherein the maximum absolute voltage during the low-voltage part of a half-cycle of the AC mains is no less than 2V more than the DC output voltage.
  4. A power converter as claimed in any preceding claim, wherein the intermediate voltage is within a range having a minimum being no less than 2V higher than the DC output voltage, and a maximum which is not more than 4 times the minimum.
  5. A power converter as claimed in any preceding claim, wherein the cycle has a cycle period, and the low-voltage part of a half-cycle occupies no more than 5% of the cycle period.
  6. A power converter as claimed in any preceding claim, further comprising a smoothing capacitor (160) coupled to an output of the DC-DC power conversion stage and for smoothing the DC output voltage.
  7. A power converter as claimed in any preceding claim, comprising a controller (131) configured to ensure the at least further switch is open thereby disabling the DC-DC converter during the low-voltage part of a half-cycle of the AC mains.
  8. A controller (131) configured to operate a mains power converter as claimed in any of claims 1 to 6, and comprising a first switch control subunit (132) adapted to periodically open and close the at least one switch to generate a gated rectification and charge a capacitor to an intermediate voltage, and a further switch control subunit (133) adapted to, in response to the at least one switch being open, periodically open and close the at least one further switch to generate an output voltage, the intermediate voltage being intermediate a peak voltage of the mains and the output voltage.
  9. A mains power supply for a mobile device and comprising a power converter according to any of claims 1 to 7, an input for direct connection to a mains supply, and an output for direct connection to the mobile device.
  10. An electronic equipment comprising a mains power supply, the mains power supply comprising a power converter as claimed in any of claims 1 to 7.
  11. An electronic equipment as claimed in claim 10, further comprising a memory and a processor, at least one of which is operable at a voltage of 3.3V, 5 V and 12V.
  12. A method of converting an AC mains power to a DC output voltage which is lower than a peak voltage of the AC mains, the AC mains having a half-cycle consisting of a low-voltage part and a high-voltage part, the method comprising:
    rectifying the AC mains power;
    switching at least one switch to supply the rectified AC mains power to a capacitor during only the low-voltage part of a half-cycle of the AC mains;
    storing the charge in the capacitor at a voltage range which is intermediate the peak voltage and the DC output voltage; and
    operating a least one further switch, the at least one further switch being comprised in a switched mode DC-DC power conversion stage caracterised in that it is configured to convert power from the capacitor to the DC output voltage during only the high-voltage part of a half-cycle of the AC mains.
EP15183633.5A 2015-09-03 2015-09-03 A mains power converter, a controller therefor, and methods of operating the same Active EP3139484B1 (en)

Priority Applications (3)

Application Number Priority Date Filing Date Title
EP15183633.5A EP3139484B1 (en) 2015-09-03 2015-09-03 A mains power converter, a controller therefor, and methods of operating the same
US15/255,248 US10014766B2 (en) 2015-09-03 2016-09-02 Mains power converter, a controller therefor, and methods of operating the same
CN201610803825.6A CN106505885B (en) 2015-09-03 2016-09-05 Mains power converter, corresponding controller and operation method thereof

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
EP15183633.5A EP3139484B1 (en) 2015-09-03 2015-09-03 A mains power converter, a controller therefor, and methods of operating the same

Publications (2)

Publication Number Publication Date
EP3139484A1 EP3139484A1 (en) 2017-03-08
EP3139484B1 true EP3139484B1 (en) 2018-05-23

Family

ID=54062645

Family Applications (1)

Application Number Title Priority Date Filing Date
EP15183633.5A Active EP3139484B1 (en) 2015-09-03 2015-09-03 A mains power converter, a controller therefor, and methods of operating the same

Country Status (3)

Country Link
US (1) US10014766B2 (en)
EP (1) EP3139484B1 (en)
CN (1) CN106505885B (en)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US9923451B2 (en) * 2016-04-11 2018-03-20 Futurewei Technologies, Inc. Method and apparatus for filtering a rectified voltage signal
FR3101492A1 (en) 2019-10-01 2021-04-02 Schneider Electric Industries Sas voltage regulation circuit and regulated power supply module

Family Cites Families (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
FR2828598B1 (en) * 2001-08-10 2003-12-05 Somfy NON-REGULATED ELECTRIC CONVERTER
US7554473B2 (en) * 2007-05-02 2009-06-30 Cirrus Logic, Inc. Control system using a nonlinear delta-sigma modulator with nonlinear process modeling
KR100806774B1 (en) * 2007-05-16 2008-02-22 주식회사 펠릭스정보통신 Ac-to-dc converter and method for converting ac to dc using the same
US20090059623A1 (en) * 2007-08-29 2009-03-05 Jun Cai Switched-mode Power Supply With EMI Isolation
US8451627B2 (en) * 2007-11-16 2013-05-28 Itron, Inc. Devices and methods for converting alternating current (AC) power to direct current (DC) power
US9087656B1 (en) * 2010-02-08 2015-07-21 VI Chip, Inc. Power supply system with power factor correction and efficient low power operation
US20130163295A1 (en) * 2011-12-27 2013-06-27 Bing Lu Power supply converter with a pre-regulator
US9288867B2 (en) * 2012-06-15 2016-03-15 Lightel Technologies, Inc. Linear solid-state lighting with a wide range of input voltage and frequency free of fire and shock hazards
US9461546B2 (en) * 2013-02-08 2016-10-04 Advanced Charging Technologies, LLC Power device and method for delivering power to electronic devices
EP2775604A1 (en) * 2013-03-07 2014-09-10 Nxp B.V. A mains power converter, and methods of operating and equipment incorporating the same
US9780674B2 (en) * 2014-10-28 2017-10-03 Advanced Charging Technologies, LLC Electrical circuit for delivering power to consumer electronic devices
US9584008B2 (en) * 2015-06-26 2017-02-28 Dialog Semiconductor Inc. Switching power converter with adaptive power factor correction

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
None *

Also Published As

Publication number Publication date
US10014766B2 (en) 2018-07-03
US20170070136A1 (en) 2017-03-09
CN106505885A (en) 2017-03-15
EP3139484A1 (en) 2017-03-08
CN106505885B (en) 2020-02-28

Similar Documents

Publication Publication Date Title
US9490694B2 (en) Hybrid resonant bridgeless AC-DC power factor correction converter
US20190260282A1 (en) Primary resonant flyback converters
CN103532392B (en) For the controller of power converter and the method that operates on it
CN101588135B (en) resonant power factor correction converter
JP2018126058A (en) Secondary controller for use in synchronous flyback converter, power converter, and method of controlling synchronous flyback converter
US9866122B2 (en) Hybrid boost-bypass function in two-stage converter
CN105162312B (en) Switching power supply with output ripple reducing function and controller and control method thereof
US9843265B2 (en) Zero voltage switching flyback converter
US9030049B2 (en) Alternating current (AC) to direct current (DC) converter device
EP2596574A1 (en) Ac/dc power conversion methods and apparatus
CN103166486B (en) A controller for a switched mode power converter, a switched mode power converter and method of controlling the same
CN106026619A (en) Current-limiting peak value adjusting circuit, current-limiting unit, control circuit and power converter
CN104811044B (en) Double mode electric pressure converter and its operating method
CN108880259B (en) Secondary side current mode control for converters
US10014766B2 (en) Mains power converter, a controller therefor, and methods of operating the same
CN113364284A (en) Voltage boosting and reducing circuit, control method and electric equipment
US6288918B1 (en) Switched power converter with hold-up time and harmonics reduction
US20230208279A1 (en) Active diode circuit and ac/dc power conversion circuit
CN209930164U (en) AC-DC conversion circuit
TWI586092B (en) Single-stage ac-to-dc converter
CN113273067A (en) Switching power supply with coupled buck conversion processing stages
KR20200078110A (en) Bipolar pulse power supply circuit
JP2003348834A (en) Single-phase step-up/down converter
US11362592B1 (en) AC/DC converter with active capacitor bank
CN113131735B (en) PFC circuit and control method thereof

Legal Events

Date Code Title Description
PUAI Public reference made under article 153(3) epc to a published international application that has entered the european phase

Free format text: ORIGINAL CODE: 0009012

AK Designated contracting states

Kind code of ref document: A1

Designated state(s): AL AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HR HU IE IS IT LI LT LU LV MC MK MT NL NO PL PT RO RS SE SI SK SM TR

AX Request for extension of the european patent

Extension state: BA ME

17P Request for examination filed

Effective date: 20170908

RBV Designated contracting states (corrected)

Designated state(s): AL AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HR HU IE IS IT LI LT LU LV MC MK MT NL NO PL PT RO RS SE SI SK SM TR

GRAP Despatch of communication of intention to grant a patent

Free format text: ORIGINAL CODE: EPIDOSNIGR1

INTG Intention to grant announced

Effective date: 20180212

GRAS Grant fee paid

Free format text: ORIGINAL CODE: EPIDOSNIGR3

GRAA (expected) grant

Free format text: ORIGINAL CODE: 0009210

AK Designated contracting states

Kind code of ref document: B1

Designated state(s): AL AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HR HU IE IS IT LI LT LU LV MC MK MT NL NO PL PT RO RS SE SI SK SM TR

REG Reference to a national code

Ref country code: GB

Ref legal event code: FG4D

REG Reference to a national code

Ref country code: CH

Ref legal event code: EP

REG Reference to a national code

Ref country code: IE

Ref legal event code: FG4D

REG Reference to a national code

Ref country code: AT

Ref legal event code: REF

Ref document number: 1002325

Country of ref document: AT

Kind code of ref document: T

Effective date: 20180615

REG Reference to a national code

Ref country code: DE

Ref legal event code: R096

Ref document number: 602015011366

Country of ref document: DE

REG Reference to a national code

Ref country code: NL

Ref legal event code: MP

Effective date: 20180523

REG Reference to a national code

Ref country code: LT

Ref legal event code: MG4D

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: LT

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20180523

Ref country code: SE

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20180523

Ref country code: NO

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20180823

Ref country code: FI

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20180523

Ref country code: BG

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20180823

Ref country code: ES

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20180523

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: GR

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20180824

Ref country code: HR

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20180523

Ref country code: NL

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20180523

Ref country code: LV

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20180523

Ref country code: RS

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20180523

REG Reference to a national code

Ref country code: AT

Ref legal event code: MK05

Ref document number: 1002325

Country of ref document: AT

Kind code of ref document: T

Effective date: 20180523

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: DK

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20180523

Ref country code: AT

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20180523

Ref country code: EE

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20180523

Ref country code: CZ

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20180523

Ref country code: RO

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20180523

Ref country code: SK

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20180523

Ref country code: PL

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20180523

REG Reference to a national code

Ref country code: DE

Ref legal event code: R097

Ref document number: 602015011366

Country of ref document: DE

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: SM

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20180523

Ref country code: IT

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20180523

PLBE No opposition filed within time limit

Free format text: ORIGINAL CODE: 0009261

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: NO OPPOSITION FILED WITHIN TIME LIMIT

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: MC

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20180523

REG Reference to a national code

Ref country code: CH

Ref legal event code: PL

26N No opposition filed

Effective date: 20190226

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: SI

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20180523

REG Reference to a national code

Ref country code: BE

Ref legal event code: MM

Effective date: 20180930

REG Reference to a national code

Ref country code: IE

Ref legal event code: MM4A

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: LU

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20180903

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: IE

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20180903

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: BE

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20180930

Ref country code: CH

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20180930

Ref country code: FR

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20180930

Ref country code: LI

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20180930

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: AL

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20180523

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: MT

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20180903

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: TR

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20180523

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: PT

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20180523

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: CY

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20180523

Ref country code: HU

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT; INVALID AB INITIO

Effective date: 20150903

Ref country code: MK

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20180523

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: IS

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20180923

P01 Opt-out of the competence of the unified patent court (upc) registered

Effective date: 20230725

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: GB

Payment date: 20230823

Year of fee payment: 9

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: DE

Payment date: 20230822

Year of fee payment: 9