CN113595405A - Common-mode voltage spike problem suppression method for indirect matrix converter - Google Patents

Common-mode voltage spike problem suppression method for indirect matrix converter Download PDF

Info

Publication number
CN113595405A
CN113595405A CN202110881783.9A CN202110881783A CN113595405A CN 113595405 A CN113595405 A CN 113595405A CN 202110881783 A CN202110881783 A CN 202110881783A CN 113595405 A CN113595405 A CN 113595405A
Authority
CN
China
Prior art keywords
voltage
vector
mode voltage
common mode
stage
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
CN202110881783.9A
Other languages
Chinese (zh)
Other versions
CN113595405B (en
Inventor
李珊瑚
杨天豪
操孙鹏
姜国凯
丁一夫
刘义平
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Hebei University of Technology
Original Assignee
Hebei University of Technology
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Hebei University of Technology filed Critical Hebei University of Technology
Priority to CN202110881783.9A priority Critical patent/CN113595405B/en
Publication of CN113595405A publication Critical patent/CN113595405A/en
Application granted granted Critical
Publication of CN113595405B publication Critical patent/CN113595405B/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • H—ELECTRICITY
    • H02—GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
    • H02M—APPARATUS FOR CONVERSION BETWEEN AC AND AC, BETWEEN AC AND DC, OR BETWEEN DC AND DC, AND FOR USE WITH MAINS OR SIMILAR POWER SUPPLY SYSTEMS; CONVERSION OF DC OR AC INPUT POWER INTO SURGE OUTPUT POWER; CONTROL OR REGULATION THEREOF
    • H02M5/00—Conversion of ac power input into ac power output, e.g. for change of voltage, for change of frequency, for change of number of phases
    • H02M5/40—Conversion of ac power input into ac power output, e.g. for change of voltage, for change of frequency, for change of number of phases with intermediate conversion into dc
    • H02M5/42—Conversion of ac power input into ac power output, e.g. for change of voltage, for change of frequency, for change of number of phases with intermediate conversion into dc by static converters
    • H02M5/44—Conversion of ac power input into ac power output, e.g. for change of voltage, for change of frequency, for change of number of phases with intermediate conversion into dc by static converters using discharge tubes or semiconductor devices to convert the intermediate dc into ac
    • H02M5/453—Conversion of ac power input into ac power output, e.g. for change of voltage, for change of frequency, for change of number of phases with intermediate conversion into dc by static converters using discharge tubes or semiconductor devices to convert the intermediate dc into ac using devices of a triode or transistor type requiring continuous application of a control signal
    • H02M5/458—Conversion of ac power input into ac power output, e.g. for change of voltage, for change of frequency, for change of number of phases with intermediate conversion into dc by static converters using discharge tubes or semiconductor devices to convert the intermediate dc into ac using devices of a triode or transistor type requiring continuous application of a control signal using semiconductor devices only
    • H02M5/4585—Conversion of ac power input into ac power output, e.g. for change of voltage, for change of frequency, for change of number of phases with intermediate conversion into dc by static converters using discharge tubes or semiconductor devices to convert the intermediate dc into ac using devices of a triode or transistor type requiring continuous application of a control signal using semiconductor devices only having a rectifier with controlled elements
    • H—ELECTRICITY
    • H02—GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
    • H02M—APPARATUS FOR CONVERSION BETWEEN AC AND AC, BETWEEN AC AND DC, OR BETWEEN DC AND DC, AND FOR USE WITH MAINS OR SIMILAR POWER SUPPLY SYSTEMS; CONVERSION OF DC OR AC INPUT POWER INTO SURGE OUTPUT POWER; CONTROL OR REGULATION THEREOF
    • H02M1/00—Details of apparatus for conversion
    • H02M1/08—Circuits specially adapted for the generation of control voltages for semiconductor devices incorporated in static converters
    • H02M1/083—Circuits specially adapted for the generation of control voltages for semiconductor devices incorporated in static converters for the ignition at the zero crossing of the voltage or the current
    • H—ELECTRICITY
    • H02—GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
    • H02M—APPARATUS FOR CONVERSION BETWEEN AC AND AC, BETWEEN AC AND DC, OR BETWEEN DC AND DC, AND FOR USE WITH MAINS OR SIMILAR POWER SUPPLY SYSTEMS; CONVERSION OF DC OR AC INPUT POWER INTO SURGE OUTPUT POWER; CONTROL OR REGULATION THEREOF
    • H02M1/00—Details of apparatus for conversion
    • H02M1/32—Means for protecting converters other than automatic disconnection
    • H—ELECTRICITY
    • H02—GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
    • H02M—APPARATUS FOR CONVERSION BETWEEN AC AND AC, BETWEEN AC AND DC, OR BETWEEN DC AND DC, AND FOR USE WITH MAINS OR SIMILAR POWER SUPPLY SYSTEMS; CONVERSION OF DC OR AC INPUT POWER INTO SURGE OUTPUT POWER; CONTROL OR REGULATION THEREOF
    • H02M1/00—Details of apparatus for conversion
    • H02M1/38—Means for preventing simultaneous conduction of switches
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
    • Y02B—CLIMATE CHANGE MITIGATION TECHNOLOGIES RELATED TO BUILDINGS, e.g. HOUSING, HOUSE APPLIANCES OR RELATED END-USER APPLICATIONS
    • Y02B70/00—Technologies for an efficient end-user side electric power management and consumption
    • Y02B70/10—Technologies improving the efficiency by using switched-mode power supplies [SMPS], i.e. efficient power electronics conversion e.g. power factor correction or reduction of losses in power supplies or efficient standby modes

Landscapes

  • Engineering & Computer Science (AREA)
  • Power Engineering (AREA)
  • Ac-Ac Conversion (AREA)

Abstract

According to the common-mode voltage spike problem suppression method for the indirect matrix converter, the common-mode voltage peak value of an effective vector is suppressed by 71% and the common-mode voltage peak value of a zero vector is suppressed by 50% under a low voltage transmission ratio. When the rectification stage has zero current vector action, the inverter stage performs vector switching to realize zero voltage switching-on and switching-off of the inverter stage switching tube, and the problem of common mode voltage spike caused by dead zone effect is solved.

Description

Common-mode voltage spike problem suppression method for indirect matrix converter
Technical Field
The invention relates to the technical field of power electronics, in particular to a method for suppressing common-mode voltage spike problems of an indirect matrix converter.
Background
Matrix Converter (MC) is a direct AC-AC Converter developed on the basis of a cycle Converter, and has the advantages of controllable output voltage waveform, sinusoidal input and output current, controllable input power factor, no limitation of output power factor, high integration level, high energy density and the like, and becomes a new generation of electric energy conversion device with great potential. The Matrix Converter can be topologically divided into a Direct Matrix Converter (DMC) and an Indirect Matrix Converter (IMC). Compared with DMC, IMC has the advantages of reducing the number of switching tubes properly, realizing multiple inverter stages and the like, and therefore, IMC has great development potential.
The array converter can generate high-frequency and high-amplitude-value-variable common-mode voltage at a load neutral point in the operation process, the common-mode voltage can affect the insulation of a motor winding in a motor system driven by the array converter, and meanwhile, high-frequency leakage current flowing into a ground wire can be generated, so that the problem of strong electromagnetic interference (EMI) is generated, and the normal operation of surrounding equipment is affected.
The existing methods for suppressing the common-mode voltage of the indirect matrix converter can be divided into two main categories, namely hardware compensation methods and modulation methods. In the first category, hardware compensation is added to the indirect matrix converter topology. By adding hardware, effective common mode voltage can be realized, but the characteristic of compact structure of the matrix converter is damaged, and the operation reliability of the IMC is reduced. And the second method is to optimize the modulation method, which keeps the structural characteristics of the matrix converter and is easy to realize only by changing the modulation method. The traditional modulation method reduces the common-mode voltage at the cost of sacrificing the voltage transmission ratio or the input/output waveform quality and increasing the switching times, so that the problems of narrow speed regulation range, large energy loss and the like of a converter driving motor system are caused.
Disclosure of Invention
Aiming at the defects of the prior art, the invention provides a common-mode voltage spike problem suppression method for an indirect matrix converter, which selects an effective vector and a zero current vector of a minimum common-mode voltage peak value in a sector where a rectification stage is positioned to realize further suppression of common-mode voltage and can eliminate common-mode voltage spikes caused by dead zone effects by utilizing the characteristic of an IMC zero current vector.
The technical scheme of the invention is as follows:
a method for suppressing common mode voltage spike problems for an indirect matrix converter, comprising the steps of:
s1, dividing the input voltage into 12 sectors, wherein each sector has two minimum line voltage peak values and one minimum line voltage peak value, and the minimum line voltage peak values are respectively 0.866VinAnd 0.5Vin；
S2, in each rectification-stage sector, the reference current vector is composed of two adjacent effective current vectors and a zero current vector; the output voltage vector is synthesized by two odd effective voltage vectors or even effective voltage vectors according to different rectification-stage sectors; using two adjacent effective current vectors I per input voltage sectormAnd InThen, the effective voltage vector is reasonably selected, and the common-mode voltage is reduced to the minimum line voltage peak value of 0.866VinIs/are as follows
Figure BDA0003192648420000022
Double, i.e. 0.29Vin；
S3, selecting a zero current vector with the minimum amplitude of the corresponding input phase voltage by the rectification-stage zero current vector; at each input sector, the rectifying stage reasonably selects a zero current vector to reduce the common-mode voltage peak value to 0.5Vin；
Common mode voltage u when zero current vector is used in rectifier stagecmIndependent of the inverter stage switching state, only with respect to the zero current vector.
Further, in step S2, when the input sector is 12,1,4,5,8,9, the inverter stage outputs the voltage vector to select the odd effective voltage vector.
Further, in step S2, when the input sector is 2,3,6,7,10,11, the inverter stage outputs the voltage vector to select the even effective voltage vector.
Further, in step 3, to ensure that the common mode voltage peak value of each sector is less than or equal to 0.5Vin(ii) a Two adjacent effective current vectors Im、InOne zero electricityFlow vector IzeroTwo odd or even effective voltage vectors Vα,VβThe following table shows the choices:
Figure BDA0003192648420000021
Figure BDA0003192648420000031
furthermore, in step 2, the inverter stage reference voltage vector is synthesized by two effective voltage vectors with a phase difference of 120 degrees, and the reference current vector I of the inverter stage reference voltage vector isrefAnd a reference voltage vector VrefRespectively as follows:
Iref＝[(dα_m+dβ_m)Im+(dα_n+dβ_n)In+dzIz]
Figure BDA0003192648420000032
wherein the content of the first and second substances,
Figure BDA0003192648420000033
Figure BDA0003192648420000034
Figure BDA0003192648420000035
θ1is IrefAnd ImThe included angle of (A); theta2Is a VrefAnd VαAngle u ofPN_mAnd uPN_nAre respectively dmAnd dnDirect current bus voltage when active, wherein dmIs a reference current ImDuty ratio of dnIs a reference current InDuty cycle of (d); when k isin＝12,1,4,5,8,9, theta2The range is 0-pi/3; when k isin2,3,6,7,10,11, theta2The range is pi/3 to 2 pi/3.
Further, the voltage transfer ratio m is 0.5 at the maximum.
The invention has the following technical effects:
the invention relates to a common-mode voltage spike problem suppression method for an indirect matrix converter, which utilizes different effective vectors or zero vectors of IMC to generate different common-mode voltages; the common mode voltage peak value generated by the effective vector of different phase voltage peak values is different. Therefore, the effective vector and the zero current vector of the minimum common-mode voltage peak value are selected in the sector where the rectification stage is positioned, so that the common-mode voltage is further inhibited.
By utilizing the characteristic that the common-mode voltage under the action of the IMC zero current vector is irrelevant to the switching state of the inverter stage, the inverter stage realizes switching when the zero current vector is applied to the rectifier stage. When the inverter stage is switched on and off, no matter the equivalent vector of the dead time is an effective voltage vector or a zero voltage vector, the rectifier stage adopts a zero current vector, and the common mode voltage at the moment is irrelevant to the switching state of the inverter stage. Therefore, common-mode voltage spikes caused by the dead-zone effect of inverter stage vector switching and the characteristic that the direct-current bus voltage is 0 under the action of a zero current vector are avoided.
In summary, according to the common mode voltage spike problem suppression method for the indirect matrix converter, the common mode voltage peak of the effective vector is suppressed by 71% and the common mode voltage peak of the zero vector is suppressed by 50% under the low voltage transmission ratio. When the rectification stage has zero current vector action, the inverter stage performs vector switching to realize zero voltage switching-on and switching-off of the inverter stage switching tube, and the problem of common mode voltage spike caused by dead zone effect is solved.
Under the conditions that the voltage transmission ratio is m-0.2 and m-0.4, the common mode voltage in the common mode rejection method is reduced by 50% compared with the conventional method, and the common mode voltage spike caused by the dead zone effect does not appear. Therefore, compared with the traditional SVM modulation method, the feasibility and effectiveness of the common mode suppression method are proved, the common mode voltage peak value is reduced, and meanwhile, the input and output performance of the common mode suppression method is not reduced.
Drawings
FIG. 1 is a schematic diagram of a topology of an indirect matrix converter
FIG. 2 is a schematic diagram of the spatial arrangement of vectors in IMC rectification and inversion stages
FIG. 3 is a schematic diagram of a three-phase input voltage with 12 sectors of the input voltage according to the present invention
FIG. 4(a) shows the modulation principle of the present invention, with the rectification stages located in the reference current vectors I of the 12 th, 1 th, 4 th, 5 th, 8 th and 9 th sectorsrefAnd a reference voltage vector VrefSchematic diagram of
FIG. 4(b) shows the modulation principle of the present invention, with the rectification stages located in the reference current vectors I of the 2 nd, 3 rd, 6 th, 7 th, 10 th and 11 th sectorsrefAnd a reference voltage vector VrefSchematic diagram of
FIG. 5 is a schematic diagram of the switching mode of the inverter stage of the present invention
Fig. 6 shows the experimental waveform of the conventional SVM method, where the voltage transfer ratio m is 0.2.
Fig. 7 shows the experimental waveform of the common mode rejection method of the present invention, and the voltage transfer ratio m is 0.2.
Fig. 8 shows the experimental waveform of the conventional SVM method, where the voltage transfer ratio m is 0.4.
Fig. 9 shows the experimental waveform of the common mode rejection method of the present invention, and the voltage transfer ratio m is 0.4.
Detailed Description
In order to make the objects, technical solutions and advantages of the present invention more apparent, the present invention is described in further detail below with reference to the accompanying drawings and embodiments.
As shown in fig. 1, from the topological point of view, an Indirect Matrix Converter (IMC) is divided into two stages: a rectification stage and an inverter stage. The structure of the rectifier stage is the same as that of a current-type rectifier, and the structure of the inverter stage is the same as that of a voltage-type two-level inverter. In order to prevent input short circuit and output open circuit of the IMC, the switching states of the IMC rectification stage and the inversion stage need to meet the following requirements:
Figure BDA0003192648420000051
Figure BDA0003192648420000052
wherein S ispx,Snx(x ═ a, b, c) is rectifier stage switching tube, SPy,SNyAnd (y is A, B and C) is an inverter stage switching tube. For the convenience of analysis, the switching tube S is defined as being turned on by 1 and turned off by 0.
As shown in FIG. 2, the IMC rectification stage has 9 switching states, Saa、Sab、Sac、Sba、Sbb、Sbc、Sca、Scb、SccCorresponding to 9 current vectors. Because the rectifier stage does not allow open circuit, the upper bridge arm and the lower bridge arm are respectively provided with a switching tube for conduction; with SabFor example, SabThe conduction of the tubes of the upper bridge arm a and the conduction of the tubes of the lower bridge arm b are shown. Of which 6 effective current vectors Iactive(Iab,Iac,Ibc,Iba,IcaAnd Icb) And 3 zero current vector quantities Izero(Iaa,IbbAnd Icc)。
IMC inverter stage has 8 switching states, namely S000、S001、S010、S011、S100、S101、S110、S111Corresponding to 8 voltage vectors. Because the inverter stage does not allow short circuit, the upper and lower switching tubes of the same bridge arm of the inverter stage cannot be conducted at the same time; with S100For example, S100The conduction of the tubes of the upper bridge arm a is shown, and the conduction of the tubes of the lower bridge arm b and the tubes of the c is shown. Of which 6 effective voltage vectors Vactive(V1,V2,V3,V4,V5And V6) And 2 zero voltage vectors Vzero(V0And V7)。
Common mode voltage u for IMCcmIs the voltage between the load neutral point n and the power supply point o, as shown in fig. 1 when the matrix converter is drivenCommon mode voltage u when moving three-phase symmetrical loadcmComprises the following steps:
ucm＝(uAo+uBo+uCo)/3 (3)
wherein u isAo，uBoAnd uCoThe voltages from the point A, the point B and the point C to the point o are respectively output by three phases. Will uAo，uBoAnd uCoThe common mode voltage u is obtained as a function of the switching of the IMCcmIs expressed as
Figure BDA0003192648420000061
As can be seen from equation (4), the magnitude of the IMC common mode voltage is related to the inverter stage switching state (output voltage vector), the rectifier stage switching state (input voltage vector) and the three-phase input voltage magnitude.
Bringing the switching state of the IMC active vectors into (4) can achieve an input line voltage equal to 1/3 times the common mode voltage under the action of the IMC rectification stage and the inverter stage active vectors, as shown in table 1.
Table 1:
Figure BDA0003192648420000062
when IMC rectification stage adopts zero current vector Ixx(x is a, b, c) and formula (4) is
Figure BDA0003192648420000063
As can be seen from the expressions (2) and (5), the common mode voltage u at this timecmOnly with zero current vector and independent of inverter stage voltage vector. As can be seen from the equations (2) and (5), the zero-current vector input is IaaThen common mode voltage ucm＝ua/3, zero current vector input of IbbThen common mode voltage ucm＝ub/3, at this time ucm＝ux/3(x is a, b, c), so the common mode voltage u is now presentcmAnd inversion level voltage vectorIndependent, only with zero current vector.
When IMC inverter stage adopts zero voltage vector V7The formula (4) is
Figure BDA0003192648420000071
According to the equation (6), the common mode voltage u is obtainedcmThe switching state of the upper bridge arm of the rectifier stage is only related to the switching state of the lower bridge arm of the rectifier stage. Similarly, the zero voltage vector V adopted by the IMC inverter stage can be obtained0Common mode voltage ucmThe switching state of the lower bridge arm of the rectifier stage is only related to the switching state of the upper bridge arm of the rectifier stage.
As can be seen from equations (5) and (6), the common mode voltage under zero vector action is equal to the input phase voltage, as shown in table 2, where x is (a, b, c) and k is (0,1,2,3,4,5,6, 7).
Table 2:
Figure BDA0003192648420000072
as can be seen from tables 1 and 2, the common mode voltage generated is different for different effective vectors or zero vectors of IMC; the common mode voltage peak value generated by the effective vector of the different line voltage peak values is different. Therefore, selecting the effective vector of the common mode voltage of the minimum line voltage amplitude can further suppress the common mode voltage peak under the action of the effective vector.
In addition, the peak values of different phase voltages are different, and the peak values of common mode voltages generated by zero vectors are also different. Therefore, selecting the zero vector of the common mode voltage of the minimum phase voltage magnitude can suppress the common mode voltage peak under the action of the zero vector.
The principle of the modulation method of the invention is as follows: by utilizing the characteristic that the common-mode voltage under the action of IMC zero current vectors is irrelevant to the switching state of the inverter stage, the inverter stage realizes switching when the zero current vectors are applied to the rectifier stage, and the sector where the rectifier stage is located selects the effective vector and the zero current vector of the minimum common-mode voltage peak value to further suppress the common-mode voltage. And by utilizing the characteristic of the IMC zero current vector, no matter the equivalent vector of the dead time is an effective voltage vector or a zero voltage vector when the inverter stage is switched on and off, because the rectifier stage adopts the zero current vector, the common mode voltage at the moment is irrelevant to the switching state of the inverter stage. Therefore, common-mode voltage spikes caused by dead zone effects of inverter stage vector switching are avoided.
The modulation method of the invention comprises the following steps:
s1, dividing the input voltage into 12 sectors, wherein each sector has two minimum line voltage peak values and one minimum line voltage peak value, and the minimum line voltage peak values are respectively 0.866VinAnd 0.5Vin(ii) a As shown in FIG. 3, taking the first sector as an example, the line voltage ubcAnd ucbHas the minimum peak value, and the peak value of the line voltage is 0.866Vin(ii) a Phase voltage ubHas a minimum peak value of 0.5Vin；
S2, in each rectification-stage sector, the reference current vector is composed of two adjacent effective current vectors and a zero current vector; the output voltage vector is synthesized from two odd or even effective voltage vectors according to different rectifier stage sectors. Using two adjacent effective current vectors I per input voltage sectormAnd InThen, the effective voltage vector is reasonably selected, and the common-mode voltage is reduced to the minimum line voltage peak value of 0.866VinIs/are as follows
Figure BDA0003192648420000082
Double, i.e. 0.29Vin。
When IMC rectification stage only uses two adjacent effective current vectors I in each input sectormAnd InMeanwhile, according to fig. 3 and table 1, the common mode voltage peak values corresponding to the effective voltage vectors under different input sectors can be obtained, as shown in table 3:
TABLE 3
Figure BDA0003192648420000081
As can be seen from Table 3, when the input sectors are 12,1,4,5,8,9, the odd effective voltage vectors actCommon mode voltage peak value of 0.29VinThe peak value of the common mode voltage under the action of the even number effective voltage vector is 0.577Vin(ii) a Thus, when the rectification stage is in sectors 12,1,4,5,8,9, the inverter stage selects an odd number of active voltage vectors.
As can be seen from Table 3, when the input sectors are 2,3,6,7,10,11, the common mode voltage peak under the effect of the even effective voltage vector is 0.29VinThe peak value of the common mode voltage under the action of odd effective voltage vectors is 0.577Vin(ii) a Thus, when the rectification stage is in sectors 2,3,6,7,10,11, the inverter stage selects the even effective voltage vector.
It can be demonstrated above that two adjacent effective current vectors I are used in each input sectormAnd InBy reasonably selecting the effective voltage vector, the common-mode voltage can be reduced to 0.29Vin。
S3, selecting the zero current vector with the minimum amplitude of the corresponding input phase voltage from the rectification-level zero current vector; at each input sector, the rectifying stage reasonably selects a zero current vector to reduce the common mode voltage peak value to 0.5Vin。
According to fig. 3 and table 2, the common mode voltage peak corresponding to the zero current vector under different input sectors can be obtained, as shown in table 4.
TABLE 4
Figure BDA0003192648420000091
As can be seen from Table 4, the peak value of the common mode voltage can be reduced to 0.5V by reasonably selecting the zero current vector under each input sectorin。
According to tables 3 and 4, the modulation principle of the common mode voltage spike problem suppression method for the indirect matrix converter is shown in fig. 4. Within each rectifier stage sector, a reference current vector is synthesized from two adjacent active current vectors and a zero current vector; the output voltage vector is synthesized from two odd or even effective voltage vectors according to different rectifier stage sectors.
In the figure Im，InFor two adjacent effective current vectors, IzeroIs a zero current vector, Vα,VβEither an odd voltage vector or an even voltage vector.
To ensure that the common mode voltage peak value of each sector is less than or equal to 0.5Vin. Two adjacent effective current vectors Im、InA zero current vector IzeroTwo odd or even effective voltage vectors Vα,VβThe selection of (2) is shown in table 5.
TABLE 5
Figure BDA0003192648420000092
Figure BDA0003192648420000101
Since each sector of the IMC switches in the same manner, but only in different vectors, as shown in fig. 5, a vector arrangement scheme is shown by taking the case where the rectification stage and the inversion stage are both located in the first sector. As can be seen from the expressions (2) and (5), the common mode voltage u at this timecmOnly with zero current vector and independent of inverter stage voltage vector. Zero current vector input is IaaThen common mode voltage ucm＝ua/3, zero current vector input of IbbThen common mode voltage ucm＝ub/3, at this time ucm＝ux/3(x is a, b, c), so the common mode voltage u is now presentcmIndependent of the inverter stage voltage vector, only the zero current vector.
Therefore, when the inverter stage is switched on and off, no matter the equivalent vector of the dead time is an effective voltage vector or a zero voltage vector, the rectifier stage adopts a zero current vector, and the common mode voltage at the moment is irrelevant to the switching state of the inverter stage. The common mode suppression method utilizes the characteristic that the common mode voltage under the action of the IMC zero current vector is irrelevant to the switching state of the inverter stage, and the inverter stage realizes switching when the zero current vector is applied at the rectifier stage. Therefore, common-mode voltage spikes caused by dead zone effects of inverter stage vector switching are avoided.
Referring to fig. 4 and 5, the modulation method adopted herein synthesizes a rectification-stage reference current vector with two adjacent effective current vectors and a zero current vector, and synthesizes an inverter-stage reference voltage vector with two effective voltage vectors with a 120-degree difference, and synthesizes a reference current vector IrefAnd a reference voltage vector VrefRespectively as follows:
Iref＝[(dα_m+dβ_m)Im+(dα_n+dβ_n)In+dzIz] (7)
Figure BDA0003192648420000102
wherein the content of the first and second substances,
Figure BDA0003192648420000111
Figure BDA0003192648420000112
Figure BDA0003192648420000113
wherein, theta1Is IrefAnd ImThe included angle of (A); theta2Is a VrefAnd VαU, as can be seen from FIG. 5 and formula (11)PN_mAnd uPN_nAre respectively dmAnd dnDirect current bus voltage when active, wherein dmIs a reference current ImDuty ratio of dnIs a reference current InThe duty cycle of (c). When k isin12,1,4,5,8,9, theta2The range is 0-pi/3; when k isin2,3,6,7,10,11, theta2The range is pi/3 to 2 pi/3.
To ensure d in formula (10)αAnd dβIs not more than 1, the maximum value of the voltage transmission ratio m of the improved method provided by the invention is 0.5.
In order to further verify the common mode rejection effect, the input and output voltage quality characteristic and eliminate the dead zone effect common mode voltage spike of the IMC under the modulation method.
Fig. 6 and 7 are experimental results of the conventional SVM method and the common mode rejection method of the present invention, respectively, in which the voltage transfer ratio m is 0.2. Common mode voltage u from top to bottomcmDc bus voltage upnPhase A output current iAA phase input current ia。
By contrast, the common-mode voltage peak value of the conventional SVM method in fig. 6 is 80V, which is the same as the input voltage peak value; the common-mode voltage of the common-mode rejection method in fig. 7 is observed in an enlarged manner, and the peak value of the common-mode voltage of the modulation method is about 40V, and the common-mode voltage spike caused by the dead zone effect does not occur, which is reduced by 50% compared with the conventional method.
Fig. 8 and 9 are experimental results of the conventional SVM method and the common mode rejection method of the present invention in which the voltage transfer ratio m is 0.4. Experiments prove that the common-mode suppression method of the invention integrally suppresses the common-mode voltage of the IMC, and the input and output currents of the common-mode suppression method still keep sine.
In summary, when the voltage transfer ratio is m is 0.2 and m is 0.4, it can be seen through experiments that the common mode voltage in the common mode rejection method of the present invention is reduced by 50% compared with the conventional method, and the common mode voltage spike caused by the dead zone effect does not occur. Therefore, compared with the traditional SVM modulation method, the feasibility and effectiveness of the common mode suppression method are proved, the common mode voltage peak value is reduced, and meanwhile, the input and output performance of the common mode suppression method is not reduced.
It should be noted that the above-mentioned embodiments enable a person skilled in the art to more fully understand the invention, without restricting it in any way. Therefore, although the present invention has been described in detail with reference to the drawings and examples, it will be understood by those skilled in the art that various changes and modifications can be made therein without departing from the spirit and scope of the invention.

Claims (6)

1. A method for suppressing common mode voltage spike problems for an indirect matrix converter, comprising the steps of:
s1, dividing the input voltage into 12 sectors, wherein each sector has two minimum line voltage peak values and one minimum line voltage peak value, and the minimum line voltage peak values are respectively 0.866VinAnd 0.5Vin；
S2, in each rectification-stage sector, the reference current vector is composed of two adjacent effective current vectors and a zero current vector; the output voltage vector is synthesized by two odd effective voltage vectors or even effective voltage vectors according to different rectification-stage sectors; using two adjacent effective current vectors I per input voltage sectormAnd InThen, the effective voltage vector is reasonably selected, and the common-mode voltage is reduced to the minimum line voltage peak value of 0.866VinIs/are as follows
Figure FDA0003192648410000012
Double, i.e. 0.29Vin；
S3, selecting a zero current vector with the minimum amplitude of the corresponding input phase voltage by the rectification-stage zero current vector; at each input sector, the rectifying stage reasonably selects a zero current vector to reduce the common-mode voltage peak value to 0.5Vin；
Common mode voltage u when zero current vector is used in rectifier stagecmIndependent of the inverter stage switching state, only with respect to the zero current vector.
2. A method of suppressing common mode voltage spike problems for an indirect matrix converter according to claim 1, wherein: in step S2, when the input sector is 12,1,4,5,8,9, the inverter stage outputs the voltage vector to select the odd effective voltage vector.
3. A method of suppressing common mode voltage spike problems for an indirect matrix converter according to claim 1, wherein: in step S2, when the input sector is 2,3,6,7,10,11, the inverter stage outputs the voltage vector to select the even effective voltage vector.
4. A method of suppressing common mode voltage spike problems for an indirect matrix converter according to claim 1, wherein: in step 3, to ensure that the common mode voltage peak value of each sector is less than or equal to 0.5Vin(ii) a Two adjacent effective current vectors Im、InA zero current vector IzeroTwo odd or even effective voltage vectors Vα,VβThe following table shows the choices:
Figure FDA0003192648410000011
Figure FDA0003192648410000021
5. a method of suppressing common mode voltage spike problems for an indirect matrix converter according to claim 1, wherein: in step 2, the inverter stage reference voltage vector is synthesized by two effective voltage vectors with a phase difference of 120 degrees, and the reference current vector I of the inverter stage reference voltage vector isrefAnd a reference voltage vector VrefRespectively as follows:
Iref＝[(dα_m+dβ_m)Im+(dα_n+dβ_n)In+dzIz]
Figure FDA0003192648410000022
wherein the content of the first and second substances,
Figure FDA0003192648410000023
Figure FDA0003192648410000024
Figure FDA0003192648410000025
θ1is IrefAnd ImThe included angle of (A); theta2Is a VrefAnd VαAngle u ofPN_mAnd uPN_nAre respectively dmAnd dnDirect current bus voltage when active, wherein dmIs a reference current ImDuty ratio of dnIs a reference current InDuty cycle of (d); when k isin12,1,4,5,8,9, theta2The range is 0-pi/3; when k isin2,3,6,7,10,11, theta2The range is pi/3 to 2 pi/3.
6. The method of claim 5 for suppressing common mode voltage spike problems for an indirect matrix converter, wherein: the voltage transfer ratio mmax was 0.5.
CN202110881783.9A 2021-08-02 2021-08-02 Common-mode voltage spike problem suppression method for indirect matrix converter Active CN113595405B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN202110881783.9A CN113595405B (en) 2021-08-02 2021-08-02 Common-mode voltage spike problem suppression method for indirect matrix converter

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN202110881783.9A CN113595405B (en) 2021-08-02 2021-08-02 Common-mode voltage spike problem suppression method for indirect matrix converter

Publications (2)

Publication Number Publication Date
CN113595405A true CN113595405A (en) 2021-11-02
CN113595405B CN113595405B (en) 2023-01-17

Family

ID=78253873

Family Applications (1)

Application Number Title Priority Date Filing Date
CN202110881783.9A Active CN113595405B (en) 2021-08-02 2021-08-02 Common-mode voltage spike problem suppression method for indirect matrix converter

Country Status (1)

Country Link
CN (1) CN113595405B (en)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN114337205A (en) * 2022-03-09 2022-04-12 河北工业大学 Common-mode peak suppression method for robot servo driver IMC
CN116054609A (en) * 2023-03-31 2023-05-02 合肥工业大学 Control method and system of three-phase current type PWM rectifier

Citations (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20060227483A1 (en) * 2002-11-11 2006-10-12 Hirofumi Akagi Filter
CN1988353A (en) * 2006-12-07 2007-06-27 上海交通大学 Cascade multiple indirect matrix converter
CN101174798A (en) * 2007-11-16 2008-05-07 华中科技大学 Control method for matrix transforming machine and its device
EP2302779A1 (en) * 2008-07-01 2011-03-30 Daikin Industries, Ltd. Direct-type converter and method for controlling the same
US20120201056A1 (en) * 2011-02-09 2012-08-09 Rockwell Automation Technologies, Inc. Power converter with common mode voltage reduction
EP2899865A1 (en) * 2012-09-21 2015-07-29 Daikin Industries, Ltd. Method for controlling direct power conversion device
CN108153150A (en) * 2017-11-21 2018-06-12 中国矿业大学 Dual-level matrix frequency converter Model Predictive Control strategy based on space vector modulation
CN110401355A (en) * 2019-07-31 2019-11-01 河北工业大学 A kind of indirect matrix converter modulator approach inhibiting common-mode voltage
CN112583282A (en) * 2020-12-21 2021-03-30 河北工业大学 Discontinuous pulse width modulation method for reducing common mode voltage of indirect matrix converter

Patent Citations (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20060227483A1 (en) * 2002-11-11 2006-10-12 Hirofumi Akagi Filter
CN1988353A (en) * 2006-12-07 2007-06-27 上海交通大学 Cascade multiple indirect matrix converter
CN101174798A (en) * 2007-11-16 2008-05-07 华中科技大学 Control method for matrix transforming machine and its device
EP2302779A1 (en) * 2008-07-01 2011-03-30 Daikin Industries, Ltd. Direct-type converter and method for controlling the same
US20120201056A1 (en) * 2011-02-09 2012-08-09 Rockwell Automation Technologies, Inc. Power converter with common mode voltage reduction
EP2899865A1 (en) * 2012-09-21 2015-07-29 Daikin Industries, Ltd. Method for controlling direct power conversion device
CN108153150A (en) * 2017-11-21 2018-06-12 中国矿业大学 Dual-level matrix frequency converter Model Predictive Control strategy based on space vector modulation
CN110401355A (en) * 2019-07-31 2019-11-01 河北工业大学 A kind of indirect matrix converter modulator approach inhibiting common-mode voltage
CN112583282A (en) * 2020-12-21 2021-03-30 河北工业大学 Discontinuous pulse width modulation method for reducing common mode voltage of indirect matrix converter

Non-Patent Citations (2)

* Cited by examiner, † Cited by third party
Title
GUANGUAN ZHANG: "Common-mode voltage reduction of three-to-five phase indirect matrix converters with zero-current vector modulation", 《IECON 2017 - 43RD ANNUAL CONFERENCE OF THE IEEE INDUSTRIAL ELECTRONICS SOCIETY》 *
粟梅: "减少间接矩阵变换器共模电压的改进空间矢量调制策略", 《中国电机工程学报》 *

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN114337205A (en) * 2022-03-09 2022-04-12 河北工业大学 Common-mode peak suppression method for robot servo driver IMC
CN114337205B (en) * 2022-03-09 2022-06-03 河北工业大学 Common-mode peak suppression method for robot servo driver IMC
CN116054609A (en) * 2023-03-31 2023-05-02 合肥工业大学 Control method and system of three-phase current type PWM rectifier

Also Published As

Publication number Publication date
CN113595405B (en) 2023-01-17

Similar Documents

Publication Publication Date Title
Chen et al. Review on pulse‐width modulation strategies for common‐mode voltage reduction in three‐phase voltage‐source inverters
CN113595405B (en) Common-mode voltage spike problem suppression method for indirect matrix converter
CN110401355B (en) Indirect matrix converter modulation method for inhibiting common-mode voltage
CN110920422B (en) High-power electric vehicle charging device based on current source and control method
CN109302119B (en) Control method, controller and system for full-period low-common-mode voltage operation
CN112583282B (en) Discontinuous pulse width modulation method for reducing common mode voltage of indirect matrix converter
CN110572057B (en) Current source converter specific harmonic suppression method under extremely low switching frequency
CN111490685A (en) Decoupling vector modulation method for three-phase high-frequency chain matrix converter
Kikuchi et al. Performance improvement of half controlled three phase PWM boost rectifier
CN105703649A (en) Neutral-point voltage balance and common-mode voltage suppression control method for three-level inverter
CN108448923B (en) Frequency conversion control method for realizing soft switch of three-phase inverter
Duggapu et al. Comparison between diode clamped and H-bridge multilevel inverter (5 to 15 odd levels)
Saied et al. On three-phase six-switches voltage source inverter: A 150° conduction mode
Un et al. Performance characteristics of the reduced common mode voltage near state PWM method
Jiang et al. Common Mode Suppression Method of Current Source Back-to-Back Converter Based on Five-Segment Space Vector Modulation
CN110224622B (en) Sub-module capacitor voltage fluctuation suppression method for full-bridge modular multilevel converter
Zhang et al. Carrier-based modulation strategy of indirect matrix converters for common-mode voltage reduction
Tomida et al. A New Control Method to Realize Wide Output Voltage Range for Three Phase AC/DC Converter Based on Matrix Converter
CN115411964A (en) Marine microgrid inverter, modulation strategy and control method
Chu et al. Auxiliary resonant commutated pole soft-switching inverter with simple topology
KR102374616B1 (en) Three-phase npc multilevel inverter
CN112910283A (en) Method and system for simultaneously restraining common-mode voltage and circulating current of modular parallel rectifier
Zhang et al. An optimal control algorithm of capacitor voltage balancing for modular multilevel converter
Zhang et al. Current source converters and their control
Solemanifard et al. A commutation method free from inrush current for the carrier-based PWM controlled direct matrix converter

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination
GR01 Patent grant
GR01 Patent grant