CN112713643A - Three-phase UPS inverter - Google Patents

Three-phase UPS inverter Download PDF

Info

Publication number
CN112713643A
CN112713643A CN202011439268.7A CN202011439268A CN112713643A CN 112713643 A CN112713643 A CN 112713643A CN 202011439268 A CN202011439268 A CN 202011439268A CN 112713643 A CN112713643 A CN 112713643A
Authority
CN
China
Prior art keywords
coordinate conversion
conversion unit
controller
phase
coordinate system
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
CN202011439268.7A
Other languages
Chinese (zh)
Inventor
欧明生
屈莉莉
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Foshan University
Original Assignee
Foshan University
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Foshan University filed Critical Foshan University
Priority to CN202011439268.7A priority Critical patent/CN112713643A/en
Publication of CN112713643A publication Critical patent/CN112713643A/en
Pending legal-status Critical Current

Links

Images

Classifications

    • HELECTRICITY
    • H02GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
    • H02JCIRCUIT ARRANGEMENTS OR SYSTEMS FOR SUPPLYING OR DISTRIBUTING ELECTRIC POWER; SYSTEMS FOR STORING ELECTRIC ENERGY
    • H02J9/00Circuit arrangements for emergency or stand-by power supply, e.g. for emergency lighting
    • H02J9/04Circuit arrangements for emergency or stand-by power supply, e.g. for emergency lighting in which the distribution system is disconnected from the normal source and connected to a standby source
    • H02J9/06Circuit arrangements for emergency or stand-by power supply, e.g. for emergency lighting in which the distribution system is disconnected from the normal source and connected to a standby source with automatic change-over, e.g. UPS systems
    • H02J9/062Circuit arrangements for emergency or stand-by power supply, e.g. for emergency lighting in which the distribution system is disconnected from the normal source and connected to a standby source with automatic change-over, e.g. UPS systems for AC powered loads
    • HELECTRICITY
    • H02GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
    • H02JCIRCUIT ARRANGEMENTS OR SYSTEMS FOR SUPPLYING OR DISTRIBUTING ELECTRIC POWER; SYSTEMS FOR STORING ELECTRIC ENERGY
    • H02J3/00Circuit arrangements for ac mains or ac distribution networks
    • H02J3/01Arrangements for reducing harmonics or ripples
    • HELECTRICITY
    • H02GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
    • H02JCIRCUIT ARRANGEMENTS OR SYSTEMS FOR SUPPLYING OR DISTRIBUTING ELECTRIC POWER; SYSTEMS FOR STORING ELECTRIC ENERGY
    • H02J3/00Circuit arrangements for ac mains or ac distribution networks
    • H02J3/26Arrangements for eliminating or reducing asymmetry in polyphase networks
    • HELECTRICITY
    • H02GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
    • H02MAPPARATUS FOR CONVERSION BETWEEN AC AND AC, BETWEEN AC AND DC, OR BETWEEN DC AND DC, AND FOR USE WITH MAINS OR SIMILAR POWER SUPPLY SYSTEMS; CONVERSION OF DC OR AC INPUT POWER INTO SURGE OUTPUT POWER; CONTROL OR REGULATION THEREOF
    • H02M7/00Conversion of ac power input into dc power output; Conversion of dc power input into ac power output
    • H02M7/42Conversion of dc power input into ac power output without possibility of reversal
    • H02M7/44Conversion of dc power input into ac power output without possibility of reversal by static converters
    • H02M7/48Conversion of dc power input into ac power output without possibility of reversal by static converters using discharge tubes with control electrode or semiconductor devices with control electrode
    • H02M7/53Conversion of dc power input into ac power output without possibility of reversal by static converters using discharge tubes with control electrode or semiconductor devices with control electrode using devices of a triode or transistor type requiring continuous application of a control signal
    • H02M7/537Conversion of dc power input into ac power output without possibility of reversal by static converters using discharge tubes with control electrode or semiconductor devices with control electrode using devices of a triode or transistor type requiring continuous application of a control signal using semiconductor devices only, e.g. single switched pulse inverters
    • H02M7/5387Conversion of dc power input into ac power output without possibility of reversal by static converters using discharge tubes with control electrode or semiconductor devices with control electrode using devices of a triode or transistor type requiring continuous application of a control signal using semiconductor devices only, e.g. single switched pulse inverters in a bridge configuration
    • H02M7/53871Conversion of dc power input into ac power output without possibility of reversal by static converters using discharge tubes with control electrode or semiconductor devices with control electrode using devices of a triode or transistor type requiring continuous application of a control signal using semiconductor devices only, e.g. single switched pulse inverters in a bridge configuration with automatic control of output voltage or current
    • HELECTRICITY
    • H02GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
    • H02MAPPARATUS FOR CONVERSION BETWEEN AC AND AC, BETWEEN AC AND DC, OR BETWEEN DC AND DC, AND FOR USE WITH MAINS OR SIMILAR POWER SUPPLY SYSTEMS; CONVERSION OF DC OR AC INPUT POWER INTO SURGE OUTPUT POWER; CONTROL OR REGULATION THEREOF
    • H02M7/00Conversion of ac power input into dc power output; Conversion of dc power input into ac power output
    • H02M7/42Conversion of dc power input into ac power output without possibility of reversal
    • H02M7/44Conversion of dc power input into ac power output without possibility of reversal by static converters
    • H02M7/48Conversion of dc power input into ac power output without possibility of reversal by static converters using discharge tubes with control electrode or semiconductor devices with control electrode
    • H02M7/53Conversion of dc power input into ac power output without possibility of reversal by static converters using discharge tubes with control electrode or semiconductor devices with control electrode using devices of a triode or transistor type requiring continuous application of a control signal
    • H02M7/537Conversion of dc power input into ac power output without possibility of reversal by static converters using discharge tubes with control electrode or semiconductor devices with control electrode using devices of a triode or transistor type requiring continuous application of a control signal using semiconductor devices only, e.g. single switched pulse inverters
    • H02M7/539Conversion of dc power input into ac power output without possibility of reversal by static converters using discharge tubes with control electrode or semiconductor devices with control electrode using devices of a triode or transistor type requiring continuous application of a control signal using semiconductor devices only, e.g. single switched pulse inverters with automatic control of output wave form or frequency
    • H02M7/5395Conversion of dc power input into ac power output without possibility of reversal by static converters using discharge tubes with control electrode or semiconductor devices with control electrode using devices of a triode or transistor type requiring continuous application of a control signal using semiconductor devices only, e.g. single switched pulse inverters with automatic control of output wave form or frequency by pulse-width modulation
    • YGENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y02TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
    • Y02EREDUCTION OF GREENHOUSE GAS [GHG] EMISSIONS, RELATED TO ENERGY GENERATION, TRANSMISSION OR DISTRIBUTION
    • Y02E40/00Technologies for an efficient electrical power generation, transmission or distribution
    • Y02E40/40Arrangements for reducing harmonics
    • YGENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y02TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
    • Y02EREDUCTION OF GREENHOUSE GAS [GHG] EMISSIONS, RELATED TO ENERGY GENERATION, TRANSMISSION OR DISTRIBUTION
    • Y02E40/00Technologies for an efficient electrical power generation, transmission or distribution
    • Y02E40/50Arrangements for eliminating or reducing asymmetry in polyphase networks

Abstract

The invention discloses a three-phase UPS inverter, which comprises a power interface, a load interface, a three-phase inverter bridge, a three-phase transformer, a filtering module, a processing module and a driving module, wherein the power interface is connected with the load interface; the processing module comprises a positive controller, a negative controller, a fifth harmonic suppressor, an alpha-axis adder, a beta-axis adder, an analog-to-digital converter and an SVPWM controller. According to the technical scheme, the positive sequence component of the voltage and current signal output by the inverter is adjusted and the negative sequence component is suppressed by using the positive sequence controller and the negative sequence controller in the processing module, and meanwhile, the quintic harmonic suppressor in the processing module is used for suppressing the quintic harmonic component of the voltage and current signal output by the inverter, so that the closed-loop control function of the voltage and current signal output by the inverter is realized on the premise of not adding a hardware circuit, and the three-phase imbalance problem and the harmonic compensation problem of the three-phase inverter are solved.

Description

Three-phase UPS inverter
Technical Field
The present invention relates to the field of power supply devices, and more particularly, to a three-phase UPS (uninterruptible power supply) inverter.
Background
With the progress of science and technology, people's lives are digitized more and more, and many companies establish their own data service centers, such as data service centers of large-scale internet companies, data service centers of banks, data exchange centers of stock exchanges, and the like. If a problem with the power supply system of these important data centers results in a power supply discontinuity or power supply distortion, the economic loss to the customer is significant. Therefore, for the normal operation and maintenance of the data center, the high quality of the power supply of the data center needs to be ensured. The online UPS can provide an uninterruptible power supply and improve the quality of power supply.
When the UPS is in a three-in three-out working mode, a three-phase load is carried, if the three-phase load is unbalanced, three-phase unbalanced current is generated, and further three-phase output voltage is unbalanced. The unbalanced three-phase output voltage can increase the electric energy loss of a circuit, influence the service life of an output transformer and be not beneficial to the stable operation of electric equipment, thereby easily causing the inverter or the electric equipment to break down or even burn out. Therefore, the UPS needs to incorporate a technique for suppressing three-phase unbalanced voltages, which can improve the stability of the equipment and protect the electric equipment.
At present, a common three-phase UPS inverter generally adopts a three-phase half-bridge topological structure, and by adopting the circuit topology, the design of control under a synchronous rotation coordinate system is easy to realize, but the problem exists, namely, a DQ shaft coupling problem exists in a mathematical model under the synchronous rotation coordinate system, and the occurrence of the coupling problem can cause the DQ shaft to be independently controlled to bring difficulty, so the decoupling is needed. At present, the solution to the three-phase decoupling problem is to adopt a main circuit topology in which three single-phase bridges are respectively and independently controlled, or a main circuit topology in which three phases and four bridge arms are adopted, and the two methods can achieve the purpose of decoupling control. In other words, a method of adding hardware is mostly adopted for the problem of unbalanced output of the three-phase UPS, but since the inverter includes a high-frequency switching link, high-frequency harmonics are generated, and the quality of an output power supply is reduced and the distortion rate is increased due to the existence of the high-frequency harmonics.
Disclosure of Invention
The present invention is directed to a three-phase UPS (uninterruptible power supply) inverter, which solves one or more of the problems of the prior art and provides at least one of the advantages of the present invention.
The technical scheme adopted for solving the technical problems is as follows:
a three-phase UPS inverter comprising:
the power interface is used for being connected with an external direct-current power supply;
a load interface for connecting with an external load;
the three-phase inverter bridge is connected with the power interface and is a half-bridge inverter bridge;
the primary winding of the three-phase transformer is connected with the three-phase inverter bridge;
the secondary winding of the three-phase transformer is connected with the load interface through the filtering module;
the device comprises a processing module and a driving module;
the processing module is connected with the three-phase inverter bridge through the driving module and is connected with the load interface;
the processing module comprises a positive controller, a negative controller, a fifth harmonic suppressor, an alpha-axis adder, a beta-axis adder, an analog-to-digital converter and an SVPWM controller, wherein the input end of the analog-to-digital converter is connected with the output end of the filtering module, the output end of the analog-to-digital converter is respectively connected with the positive controller, the negative controller and the fifth harmonic suppressor, the positive controller, the negative controller and the fifth harmonic suppressor are respectively connected with the alpha-axis adder and the beta-axis adder, the alpha-axis adder and the beta-axis adder are respectively connected with the SVPWM controller, and the SVPWM controller is respectively connected with the driving module, the positive controller and the negative controller.
As a further improvement of the above technical solution, the timing controller includes:
the first coordinate conversion unit is used for converting the voltage signal output by the filtering module from a three-phase static coordinate system to a synchronous rotating coordinate system;
the second coordinate conversion unit is used for converting the current signal output by the filtering module from a three-phase static coordinate system into a synchronous rotating coordinate system;
the first subtraction unit is used for subtracting the data transmitted by the first coordinate conversion unit from a preset voltage given value;
the first PI control unit is used for carrying out PI control on the data transmitted by the first subtraction unit;
the second subtraction unit is used for subtracting the data transmitted by the first PI control unit and the data transmitted by the second coordinate conversion unit;
the second PI control unit is used for carrying out PI control on the data transmitted by the second subtraction unit;
and the third coordinate conversion unit is used for converting the data transmitted by the second PI control unit from a synchronous rotating coordinate system to a two-phase static coordinate system, and transmitting the data obtained after coordinate conversion to the alpha-axis adder and the beta-axis adder.
As a further improvement of the above technical solution, the negative pressure controller includes:
the fourth coordinate conversion unit is used for converting the voltage signal output by the filtering module from a three-phase static coordinate system to a two-phase static coordinate system;
the fifth coordinate conversion unit is used for converting the preset given voltage value from a reverse rotation coordinate system to a two-phase static coordinate system;
a third subtraction unit, configured to perform subtraction on the data transmitted by the fourth coordinate conversion unit and the data transmitted by the fifth coordinate conversion unit;
a sixth coordinate conversion unit, configured to convert the data obtained by the third subtraction unit from a two-phase stationary coordinate system to a reverse rotation coordinate system;
the PID control unit is used for carrying out PID control on the data transmitted by the data obtained by the sixth coordinate conversion unit;
and the seventh coordinate conversion unit is used for converting the data transmitted by the PID control unit from a reverse rotation coordinate system to a two-phase static coordinate system, and transmitting the data obtained after coordinate conversion to the alpha-axis adder and the beta-axis adder.
As a further improvement of the above technical solution, the fifth harmonic suppressor has the same structure as the negative controller, and the fundamental wave angular velocity in the fourth coordinate conversion unit, the fifth coordinate conversion unit, the sixth coordinate conversion unit, and the seventh coordinate conversion unit in the fifth harmonic suppressor is five times as large as that in the negative controller.
As a further improvement of the above technical solution, the present technical solution further includes a seventh harmonic suppressor, the seventh harmonic suppressor is respectively connected to the α -axis adder and the β -axis adder, a structure of the seventh harmonic suppressor is the same as that of the negative-load controller, and an angular velocity of a fundamental wave in the fourth coordinate conversion unit, the fifth coordinate conversion unit, the sixth coordinate conversion unit, and the seventh coordinate conversion unit in the seventh harmonic suppressor is seven times that in the negative-load controller.
As a further improvement of the above technical solution, the present technical solution further includes a tenth harmonic suppressor, the tenth harmonic suppressor is respectively connected to the α -axis adder and the β -axis adder, the eleventh harmonic suppressor has a structure identical to that of the negative-load controller, and the fundamental angular velocity in the fourth coordinate converting unit, the fifth coordinate converting unit, the sixth coordinate converting unit, and the seventh coordinate converting unit in the tenth harmonic suppressor is eleven times that in the negative-load controller.
The invention has the beneficial effects that: according to the technical scheme, the positive sequence component of the voltage and current signal output by the inverter is adjusted and the negative sequence component is suppressed by using the positive sequence controller and the negative sequence controller in the processing module, and meanwhile, the quintic harmonic suppressor in the processing module is used for suppressing the quintic harmonic component of the voltage and current signal output by the inverter, so that the closed-loop control function of the voltage and current signal output by the inverter is realized on the premise of not adding a hardware circuit, and the three-phase imbalance problem and the harmonic compensation problem of the three-phase inverter are solved.
Drawings
The invention is further described with reference to the accompanying drawings and examples;
FIG. 1 is a schematic diagram of the inverter of the present invention;
FIG. 2 is a schematic diagram of the structure of the processing module of the present invention.
Detailed Description
Reference will now be made in detail to the present preferred embodiments of the present invention, examples of which are illustrated in the accompanying drawings, wherein like reference numerals refer to like elements throughout.
In the description of the present invention, it should be understood that the orientation or positional relationship referred to in the description of the orientation, such as the upper, lower, front, rear, left, right, etc., is based on the orientation or positional relationship shown in the drawings, and is only for convenience of description and simplification of description, and does not indicate or imply that the device or element referred to must have a specific orientation, be constructed and operated in a specific orientation, and thus, should not be construed as limiting the present invention.
In the description of the present invention, if words such as "a plurality" are described, the meaning is one or more, the meaning of a plurality is two or more, more than, less than, more than, etc. are understood as excluding the present number, and more than, less than, etc. are understood as including the present number.
In the description of the present invention, unless otherwise explicitly limited, terms such as arrangement, installation, connection and the like should be understood in a broad sense, and those skilled in the art can reasonably determine the specific meanings of the above terms in the present invention in combination with the specific contents of the technical solutions.
Referring to fig. 1 and 2, the present application discloses a three-phase UPS inverter, a first embodiment of which includes:
the power interface is used for being connected with an external direct-current power supply;
a load interface for connecting with an external load;
the three-phase inverter bridge is connected with the power interface and is a half-bridge inverter bridge;
the primary winding of the three-phase transformer is connected with the three-phase inverter bridge, the primary winding of the three-phase transformer adopts a triangular connection method, and the secondary winding of the three-phase transformer adopts a star connection method;
the secondary winding of the three-phase transformer is connected with the load interface through the filtering module;
the device comprises a processing module and a driving module;
the processing module is connected with the three-phase inverter bridge through the driving module and is connected with the load interface;
the processing module comprises a positive controller, a negative controller, a fifth harmonic suppressor, an alpha-axis adder, a beta-axis adder, an analog-to-digital converter and an SVPWM controller, wherein the input end of the analog-to-digital converter is connected with the output end of the filtering module, the output end of the analog-to-digital converter is respectively connected with the positive controller, the negative controller and the fifth harmonic suppressor, the positive controller, the negative controller and the fifth harmonic suppressor are respectively connected with the alpha-axis adder and the beta-axis adder, the alpha-axis adder and the beta-axis adder are respectively connected with the SVPWM controller, and the SVPWM controller is respectively connected with the driving module, the positive controller and the negative controller.
Specifically, in this embodiment, the positive sequence component and the negative sequence component of the voltage and current signal output by the inverter are adjusted and suppressed by using the positive sequence controller and the negative sequence controller inside the processing module, and the fifth harmonic suppressor inside the processing module suppresses the fifth harmonic component of the voltage and current signal output by the inverter, so that a closed-loop control function of the voltage and current signal output by the inverter is realized without adding a hardware circuit, and the three-phase imbalance problem and the harmonic compensation problem of the three-phase inverter are solved.
Further preferably, in this embodiment, the timing controller includes:
a first coordinate conversion unit for converting the voltage signal output by the filter module from a three-phase stationary coordinate system to a synchronous rotating coordinate system, wherein the transformation matrix expression for coordinate conversion is as follows
Figure BDA0002829943450000071
The second coordinate conversion unit is used for converting the current signal output by the filtering module from a three-phase static coordinate system into a synchronous rotating coordinate system;
the first subtraction unit is used for subtracting the data transmitted by the first coordinate conversion unit from a preset voltage given value;
the first PI control unit is used for carrying out PI control on the data transmitted by the first subtraction unit;
the second subtraction unit is used for subtracting the data transmitted by the first PI control unit and the data transmitted by the second coordinate conversion unit;
the second PI control unit is used for carrying out PI control on the data transmitted by the second subtraction unit;
a third coordinate conversion unit, configured to convert the data transmitted by the second PI control unit from a synchronous rotating coordinate system to a two-phase stationary coordinate system, and transmit the data obtained through coordinate conversion to the α -axis adder and the β -axis adder, where a transformation matrix expression for coordinate conversion by the third coordinate conversion unit is as follows
Figure BDA0002829943450000072
In this embodiment, the timing controller performs dual closed-loop PI control on the output voltage and current signals, the three-phase voltage signals and the three-phase current signals are respectively converted to a synchronous rotation coordinate system through the first coordinate conversion unit and the second coordinate conversion unit, and then are compared with a preset voltage given value to obtain a difference value, the difference value is used as an input value of a voltage outer-loop PI controller (i.e., a first PI control unit), and an output value of the voltage outer-loop PI controller is used as an input value of a current inner-loop PI controller (i.e., a second PI control unit). The output value of the current inner loop PI controller is used as the input value of a third coordinate conversion unit, and the output value of the third coordinate conversion unit is used as a given value of a part of an alpha-axis adder and a part of a beta-axis adder at the input end of the SVPWM controller.
Further preferably, in this embodiment, the negative pressure controller includes:
a fourth coordinate conversion unit for converting the voltage signal output by the filtering module from a three-phase stationary coordinate system to a two-phase stationary coordinate system, wherein the transformation matrix expression for the coordinate conversion by the fourth coordinate conversion unit is as follows
Figure BDA0002829943450000081
A fifth coordinate conversion unit for converting a preset given voltage value from a reverse rotation coordinate system to a two-phase stationary coordinate system, wherein the transformation matrix expression of the coordinate conversion performed by the fifth coordinate conversion unit is as follows
Figure BDA0002829943450000082
A third subtraction unit, configured to perform subtraction on the data transmitted by the fourth coordinate conversion unit and the data transmitted by the fifth coordinate conversion unit;
a sixth coordinate conversion unit for converting the data obtained by the third subtraction unit from a two-phase stationary coordinate system to a reverse rotation coordinate system, wherein a transformation matrix expression for coordinate conversion by the sixth coordinate conversion unit is as follows
Figure BDA0002829943450000083
The PID control unit is used for carrying out PID control on the data transmitted by the data obtained by the sixth coordinate conversion unit;
a seventh coordinate conversion unit, configured to convert the data transmitted by the PID control unit from a reverse rotation coordinate system to a two-phase stationary coordinate system, where the seventh coordinate conversion unit transmits the data obtained through coordinate conversion to the α -axis adder and the β -axis adder, where a transformation matrix expression for coordinate conversion performed by the seventh coordinate conversion unit is as follows
Figure BDA0002829943450000084
In this embodiment, the negative controller performs large closed-loop control on the output voltage signal, the three-phase voltage signal is converted to the two-phase stationary coordinate system through the fourth coordinate conversion unit, the preset voltage given value is converted to the two-phase stationary coordinate system through the fifth coordinate conversion unit, then the difference between the three-phase voltage signal and the preset voltage given value is made in the two-phase stationary coordinate system, the difference value is used as the input value of the sixth coordinate conversion unit, the output value of the sixth coordinate conversion unit is used as the input value of the PID control unit, finally, the output value of the PID control unit is subjected to coordinate conversion through the seventh coordinate conversion unit, and the converted data is used as a given value of an α -axis adder and a portion of a β -axis adder at the input end of the SVPWM controller.
Further as a preferable mode, in this embodiment, the fifth harmonic suppressor has the same structure as the negative controller, and the fundamental wave angular velocity in the fourth coordinate conversion unit, the fifth coordinate conversion unit, the sixth coordinate conversion unit, and the seventh coordinate conversion unit in the fifth harmonic suppressor is five times as large as that in the negative controller.
As a further preferred implementation, this embodiment further includes a seventh harmonic suppressor, the seventh harmonic suppressor is connected to the α -axis adder and the β -axis adder respectively, the structure of the seventh harmonic suppressor is the same as that of the negative-load controller, and the fundamental wave angular velocity in the fourth coordinate converting unit, the fifth coordinate converting unit, the sixth coordinate converting unit, and the seventh coordinate converting unit in the seventh harmonic suppressor is seven times that in the negative-load controller.
Further, as a preferred embodiment, the present embodiment further includes a tenth harmonic suppressor, the tenth harmonic suppressor is connected to the α -axis adder and the β -axis adder respectively, the eleventh harmonic suppressor has a structure identical to that of the negative-load controller, and the fundamental wave angular velocity in the fourth coordinate converting unit, the fifth coordinate converting unit, the sixth coordinate converting unit, and the seventh coordinate converting unit in the tenth harmonic suppressor is eleven times that in the negative-load controller.
While the preferred embodiments of the present invention have been illustrated and described, it will be understood by those skilled in the art that the present invention is not limited to the details of the embodiments shown and described, but is capable of numerous equivalents and substitutions without departing from the spirit of the invention as set forth in the claims appended hereto.

Claims (6)

1. A three-phase UPS inverter characterized in that: the method comprises the following steps:
the power interface is used for being connected with an external direct-current power supply;
a load interface for connecting with an external load;
the three-phase inverter bridge is connected with the power interface and is a half-bridge inverter bridge;
the primary winding of the three-phase transformer is connected with the three-phase inverter bridge;
the secondary winding of the three-phase transformer is connected with the load interface through the filtering module;
the device comprises a processing module and a driving module;
the processing module is connected with the three-phase inverter bridge through the driving module and is connected with the load interface;
the processing module comprises a positive controller, a negative controller, a fifth harmonic suppressor, an alpha-axis adder, a beta-axis adder, an analog-to-digital converter and an SVPWM controller, wherein the input end of the analog-to-digital converter is connected with the output end of the filtering module, the output end of the analog-to-digital converter is respectively connected with the positive controller, the negative controller and the fifth harmonic suppressor, the positive controller, the negative controller and the fifth harmonic suppressor are respectively connected with the alpha-axis adder and the beta-axis adder, the alpha-axis adder and the beta-axis adder are respectively connected with the SVPWM controller, and the SVPWM controller is respectively connected with the driving module, the positive controller and the negative controller.
2. A three-phase UPS inverter according to claim 1, wherein: the timing controller includes:
the first coordinate conversion unit is used for converting the voltage signal output by the filtering module from a three-phase static coordinate system to a synchronous rotating coordinate system;
the second coordinate conversion unit is used for converting the current signal output by the filtering module from a three-phase static coordinate system into a synchronous rotating coordinate system;
the first subtraction unit is used for subtracting the data transmitted by the first coordinate conversion unit from a preset voltage given value;
the first PI control unit is used for carrying out PI control on the data transmitted by the first subtraction unit;
the second subtraction unit is used for subtracting the data transmitted by the first PI control unit and the data transmitted by the second coordinate conversion unit;
the second PI control unit is used for carrying out PI control on the data transmitted by the second subtraction unit;
and the third coordinate conversion unit is used for converting the data transmitted by the second PI control unit from a synchronous rotating coordinate system to a two-phase static coordinate system, and transmitting the data obtained after coordinate conversion to the alpha-axis adder and the beta-axis adder.
3. A three-phase UPS inverter according to claim 1, wherein: the negative pressure controller includes:
the fourth coordinate conversion unit is used for converting the voltage signal output by the filtering module from a three-phase static coordinate system to a two-phase static coordinate system;
the fifth coordinate conversion unit is used for converting the preset given voltage value from a reverse rotation coordinate system to a two-phase static coordinate system;
a third subtraction unit, configured to perform subtraction on the data transmitted by the fourth coordinate conversion unit and the data transmitted by the fifth coordinate conversion unit;
a sixth coordinate conversion unit, configured to convert the data obtained by the third subtraction unit from a two-phase stationary coordinate system to a reverse rotation coordinate system;
the PID control unit is used for carrying out PID control on the data transmitted by the data obtained by the sixth coordinate conversion unit;
and the seventh coordinate conversion unit is used for converting the data transmitted by the PID control unit from a reverse rotation coordinate system to a two-phase static coordinate system, and transmitting the data obtained after coordinate conversion to the alpha-axis adder and the beta-axis adder.
4. A three-phase UPS inverter according to claim 3, wherein: the fifth harmonic suppressor has the same structure as the negative controller, and the fourth coordinate conversion unit, the fifth coordinate conversion unit, the sixth coordinate conversion unit, and the seventh coordinate conversion unit in the fifth harmonic suppressor have a fundamental wave angular velocity five times as large as that in the negative controller.
5. A three-phase UPS inverter according to claim 4, wherein: the structure of the seventh harmonic suppressor is the same as that of the negative controller, and the fundamental wave angular velocities in the fourth coordinate conversion unit, the fifth coordinate conversion unit, the sixth coordinate conversion unit and the seventh coordinate conversion unit in the seventh harmonic suppressor are seven times that in the negative controller.
6. A three-phase UPS inverter according to claim 5, wherein: the eleven-order harmonic suppressor is connected with the alpha-axis adder and the beta-axis adder respectively, the eleven-order harmonic suppressor is identical to the negative controller in structure, and the fundamental wave angular velocities in the fourth coordinate conversion unit, the fifth coordinate conversion unit, the sixth coordinate conversion unit and the seventh coordinate conversion unit in the eleven-order harmonic suppressor are eleven times that in the negative controller.
CN202011439268.7A 2020-12-11 2020-12-11 Three-phase UPS inverter Pending CN112713643A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN202011439268.7A CN112713643A (en) 2020-12-11 2020-12-11 Three-phase UPS inverter

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN202011439268.7A CN112713643A (en) 2020-12-11 2020-12-11 Three-phase UPS inverter

Publications (1)

Publication Number Publication Date
CN112713643A true CN112713643A (en) 2021-04-27

Family

ID=75542902

Family Applications (1)

Application Number Title Priority Date Filing Date
CN202011439268.7A Pending CN112713643A (en) 2020-12-11 2020-12-11 Three-phase UPS inverter

Country Status (1)

Country Link
CN (1) CN112713643A (en)

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20050063115A1 (en) * 2002-03-28 2005-03-24 Nayar Chemmangot V. Power conversion system and method of converting power
CN102522761A (en) * 2011-12-15 2012-06-27 广东创电电源有限公司 Three-phase UPS (Uninterruptible Power Supply) control system for restraining disequilibrium of output voltage and harmonic wave

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20050063115A1 (en) * 2002-03-28 2005-03-24 Nayar Chemmangot V. Power conversion system and method of converting power
CN102522761A (en) * 2011-12-15 2012-06-27 广东创电电源有限公司 Three-phase UPS (Uninterruptible Power Supply) control system for restraining disequilibrium of output voltage and harmonic wave

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
周创彬: "不平衡负载下三相工频UPS逆变器控制策略研究", 《中国优秀博硕士学位论文全文数据库(硕士)》 *

Similar Documents

Publication Publication Date Title
CN107994606B (en) Grid-connected inverter stability analysis method under condition of multi-frequency coupling factor coexistence
CN105553304B (en) A kind of modular multilevel type solid-state transformer and its internal model control method
CN106655237B (en) The fault ride-through method of multiterminal flexible high pressure DC transmission system DC monopole ground connection
US9728970B2 (en) Feedforward voltage series compensator based on complementary use of wind power and photovoltaic power
CN106816888B (en) Island detection method and system of virtual synchronous generator and microgrid control system
CN103647286A (en) Modularization multi-level converter island switching control method
JP5678237B2 (en) Reactive power compensation method and reactive power compensation device
CN108321843B (en) Control method of double-fed wind power generation system under harmonic power grid voltage
CN103401459B (en) Triangularly connected chain H bridge suspended type inverter interphase DC side voltage balancing control method
CN106712089B (en) A kind of multi-functional distributed generation resource grid-connecting apparatus based on nine switching tube inverters
CN110323775B (en) Damping control method for improving stability of direct current port of flexible direct current power grid
CN109327036B (en) Cascade type energy storage system for improving power quality of power grid and control method
CN202353232U (en) High-voltage cascaded inverter power unit grid-connection feedback device
Jin et al. A superconducting magnetic energy storage based current-type interline dynamic voltage restorer for transient power quality enhancement of composited data center and renewable energy source power system
CN204886200U (en) Distribution transformer unbalanced three phase current detection compensation arrangement
CN106169882B (en) A kind of Inverter based on the control of PR inner ring
CN110380433B (en) Electric energy quality comprehensive treatment device based on multi-machine parallel sorting control
CN110148944B (en) High-power-density island interactive UPS and comprehensive control method thereof
CN112713643A (en) Three-phase UPS inverter
CN103972918A (en) Standby type bipolar direct-current transmission circuit
CN111969620A (en) Method for enabling direct-drive wind turbine generator converter to participate in power grid subsynchronous oscillation suppression
CN207069918U (en) Static Electro minor voltage-stabilized power supply
CN113224793B (en) Micro-grid multi-inverter parallel connection self-adaptive harmonic impedance remodeling control method and system
CN203859526U (en) Modular multi-level converter with dual static var compensators
CN209823429U (en) Three-phase unbalance compensation device

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination
RJ01 Rejection of invention patent application after publication
RJ01 Rejection of invention patent application after publication

Application publication date: 20210427