CN109104112A - A kind of pulse duration modulation method of three-phase NPC-H bridge five-electrical level inverter - Google Patents
A kind of pulse duration modulation method of three-phase NPC-H bridge five-electrical level inverter Download PDFInfo
- Publication number
- CN109104112A CN109104112A CN201810918077.5A CN201810918077A CN109104112A CN 109104112 A CN109104112 A CN 109104112A CN 201810918077 A CN201810918077 A CN 201810918077A CN 109104112 A CN109104112 A CN 109104112A
- Authority
- CN
- China
- Prior art keywords
- bridge
- voltage
- angle value
- initial
- electrical level
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Classifications
-
- H—ELECTRICITY
- H02—GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
- H02M—APPARATUS FOR CONVERSION BETWEEN AC AND AC, BETWEEN AC AND DC, OR BETWEEN DC AND DC, AND FOR USE WITH MAINS OR SIMILAR POWER SUPPLY SYSTEMS; CONVERSION OF DC OR AC INPUT POWER INTO SURGE OUTPUT POWER; CONTROL OR REGULATION THEREOF
- H02M7/00—Conversion of ac power input into dc power output; Conversion of dc power input into ac power output
- H02M7/42—Conversion of dc power input into ac power output without possibility of reversal
- H02M7/44—Conversion of dc power input into ac power output without possibility of reversal by static converters
- H02M7/48—Conversion of dc power input into ac power output without possibility of reversal by static converters using discharge tubes with control electrode or semiconductor devices with control electrode
- H02M7/483—Converters with outputs that each can have more than two voltages levels
- H02M7/487—Neutral point clamped inverters
-
- H—ELECTRICITY
- H02—GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
- H02M—APPARATUS FOR CONVERSION BETWEEN AC AND AC, BETWEEN AC AND DC, OR BETWEEN DC AND DC, AND FOR USE WITH MAINS OR SIMILAR POWER SUPPLY SYSTEMS; CONVERSION OF DC OR AC INPUT POWER INTO SURGE OUTPUT POWER; CONTROL OR REGULATION THEREOF
- H02M1/00—Details of apparatus for conversion
- H02M1/12—Arrangements for reducing harmonics from ac input or output
-
- H—ELECTRICITY
- H02—GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
- H02M—APPARATUS FOR CONVERSION BETWEEN AC AND AC, BETWEEN AC AND DC, OR BETWEEN DC AND DC, AND FOR USE WITH MAINS OR SIMILAR POWER SUPPLY SYSTEMS; CONVERSION OF DC OR AC INPUT POWER INTO SURGE OUTPUT POWER; CONTROL OR REGULATION THEREOF
- H02M7/00—Conversion of ac power input into dc power output; Conversion of dc power input into ac power output
- H02M7/42—Conversion of dc power input into ac power output without possibility of reversal
- H02M7/44—Conversion of dc power input into ac power output without possibility of reversal by static converters
- H02M7/48—Conversion of dc power input into ac power output without possibility of reversal by static converters using discharge tubes with control electrode or semiconductor devices with control electrode
- H02M7/53—Conversion of dc power input into ac power output without possibility of reversal by static converters using discharge tubes with control electrode or semiconductor devices with control electrode using devices of a triode or transistor type requiring continuous application of a control signal
- H02M7/537—Conversion of dc power input into ac power output without possibility of reversal by static converters using discharge tubes with control electrode or semiconductor devices with control electrode using devices of a triode or transistor type requiring continuous application of a control signal using semiconductor devices only, e.g. single switched pulse inverters
- H02M7/5387—Conversion of dc power input into ac power output without possibility of reversal by static converters using discharge tubes with control electrode or semiconductor devices with control electrode using devices of a triode or transistor type requiring continuous application of a control signal using semiconductor devices only, e.g. single switched pulse inverters in a bridge configuration
-
- H—ELECTRICITY
- H02—GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
- H02M—APPARATUS FOR CONVERSION BETWEEN AC AND AC, BETWEEN AC AND DC, OR BETWEEN DC AND DC, AND FOR USE WITH MAINS OR SIMILAR POWER SUPPLY SYSTEMS; CONVERSION OF DC OR AC INPUT POWER INTO SURGE OUTPUT POWER; CONTROL OR REGULATION THEREOF
- H02M7/00—Conversion of ac power input into dc power output; Conversion of dc power input into ac power output
- H02M7/42—Conversion of dc power input into ac power output without possibility of reversal
- H02M7/44—Conversion of dc power input into ac power output without possibility of reversal by static converters
- H02M7/48—Conversion of dc power input into ac power output without possibility of reversal by static converters using discharge tubes with control electrode or semiconductor devices with control electrode
- H02M7/53—Conversion of dc power input into ac power output without possibility of reversal by static converters using discharge tubes with control electrode or semiconductor devices with control electrode using devices of a triode or transistor type requiring continuous application of a control signal
- H02M7/537—Conversion of dc power input into ac power output without possibility of reversal by static converters using discharge tubes with control electrode or semiconductor devices with control electrode using devices of a triode or transistor type requiring continuous application of a control signal using semiconductor devices only, e.g. single switched pulse inverters
- H02M7/539—Conversion of dc power input into ac power output without possibility of reversal by static converters using discharge tubes with control electrode or semiconductor devices with control electrode using devices of a triode or transistor type requiring continuous application of a control signal using semiconductor devices only, e.g. single switched pulse inverters with automatic control of output wave form or frequency
- H02M7/5395—Conversion of dc power input into ac power output without possibility of reversal by static converters using discharge tubes with control electrode or semiconductor devices with control electrode using devices of a triode or transistor type requiring continuous application of a control signal using semiconductor devices only, e.g. single switched pulse inverters with automatic control of output wave form or frequency by pulse-width modulation
-
- H—ELECTRICITY
- H02—GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
- H02M—APPARATUS FOR CONVERSION BETWEEN AC AND AC, BETWEEN AC AND DC, OR BETWEEN DC AND DC, AND FOR USE WITH MAINS OR SIMILAR POWER SUPPLY SYSTEMS; CONVERSION OF DC OR AC INPUT POWER INTO SURGE OUTPUT POWER; CONTROL OR REGULATION THEREOF
- H02M1/00—Details of apparatus for conversion
- H02M1/12—Arrangements for reducing harmonics from ac input or output
- H02M1/123—Suppression of common mode voltage or current
Landscapes
- Engineering & Computer Science (AREA)
- Power Engineering (AREA)
- Inverter Devices (AREA)
Abstract
The invention discloses a kind of pulse duration modulation methods of three-phase NPC-H bridge five-electrical level inverter, determine switching angle quantity；Establish initial/final optimization pass objective function based on the fundamental voltage Nonlinear Constraints for weighting total harmonic voltage distortion rate, bridge arm power equalization；Initial optimization objective function, which is solved, by genetic algorithm obtains the initial switch angle value of corresponding modulation ratio；Final optimization pass objective function is solved to obtain finally switching angle value；Cycle calculations, the total harmonic voltage distortion rate of more all weightings select, store the optimized switching angle value of corresponding modulation ratio, and generate corresponding pwm signal according to the control of NPC-H bridge inverter；This invention removes the part sideband harmonic wave of inverter output, low-order harmonic is inhibited, reduces total harmonic current THD；The balanced operating frequency and turn-on time of switching device, stabilizes DC bus mid-point voltage；Greatly reduce common-mode voltage and common mode current amplitude.
Description
Technical field
The invention belongs to NPC (neutral-point-clamped) type multi-electrical level inverter technical fields, and in particular to a kind of three-phase NPC-H bridge
The pulse duration modulation method of five-electrical level inverter.
Background technique
Three-phase NPC-H bridge five-electrical level inverter is made of 3 3H bridges, and each 3H bridge is by 1 independent power supply power supply, 2
Capacitance partial pressure, 4 clamp diodes and 8 switching devices (containing anti-paralleled diode) are constituted, each 3H bridge can 5 level voltages it is defeated
Out.The topological structure is simple, is easy to modularized design, is suitable for mesohigh big-power transducer, multiple branch circuit photovoltaic grid-connected inversion
Device etc..The modulator approach of NPC-H bridge five-electrical level inverter includes stacking PWM (Phase disposition pulse-width
Modulation, PD-PWM), multilevel space vector PWM (Space vector pulse-width modulation,
SVPWM) and more level SHEPWM (Selective harmonic elimination pulse-width modulation,
SHEPWM) etc..Wherein PD-PWM can not realize the power equalization of each switching device naturally, need periodically to recycle driving arteries and veins
Rush sequence.More level SVPWMs be applied to multi-electrical level inverter when, when output-voltage levels number be greater than 5 when, voltage vector selection and
Action time calculates all extremely complex.More level SHEPWM are when calculating each power device switch angle, only with fundamental voltage
Modulation ratio and specified Harmonics elimination are constraint condition, do not consider DC bus neutral point voltage balance.
Inverter output common mode voltage magnitude is bigger, and system conductive loss is bigger, Electro Magnetic Compatibility is poorer.Inhibit at present altogether
The research of mode voltage is based primarily upon PD-PWM and more level SVPWMs etc..Inhibit common mode using more level SHEPWM in existing method
Voltage is realized by eliminating several 3 double frequency voltage harmonic waves, equivalent to increase several Nonlinear Equality Constrained conditions, switch
The solving result of angle is likely to without solving or converging to unique one group of solution, for the current harmonics elimination effect one of full frequency-domain
As.
Synchronous fluorimetry pulsewidth modulation (Synchronous optimal pulse-width modulation, SOPWM) needs
Specific function optimization aim, not only inverter output voltage are set, but integrates inverter output current, weighting common mode
Mathematical model considers voltage etc. as a whole, passes through specific function and minimizes and solves optimized switching angle value.SOPWM tune
Method processed substantially reduces current harmonics and common-mode voltage width under the premise of keeping DC bus mid-point voltage self-equilibrium characteristic
Value, when can efficiently solve low switching frequency, NPC-H bridge five-electrical level inverter exports low-order harmonic electric current, common-mode voltage amplitude
The problems such as excessive.
Summary of the invention
It is an object of the invention to insufficient according to prior art, a kind of three-phase NPC-H bridge five-electrical level inverter is designed
Pulse duration modulation method can effectively be kept in DC bus while meeting total harmonic current and weighting common-mode voltage minimizes
Point voltage self-equilibrium characteristic.
The technical solution adopted by the present invention to solve the technical problems is: a kind of three-phase NPC-H bridge five-electrical level inverter
Pulse duration modulation method, comprising the following steps:
Step S10 determines switching angle quantity of the switching device within the primitive period according to control system performance requirement；
Step S20, considers influence of 3 times of subharmonic to output common mode voltage, establish weight total harmonic voltage distortion rate and
The fundamental voltage Nonlinear Constraints of bridge arm power equalization；
Step S30 solves corresponding modulation ratio by genetic algorithm in modulation ratio section according to Nonlinear Constraints
Initial switch angle value:
Step S301 establishes initial optimization objective function according to the Nonlinear Constraints that step S20 is obtained, and determines initial
Switch boundary and the linear inequality constraint condition of angle value；
Step S302 sets initial population parameter, calculates the fitness value of single individual in population, is selected according to fitness
Parent individuality generates new son individual from the gene information in parent population, changes the individual in population by small probability disturbance
Gene information and the offspring for creating variation；
Step S303, when meeting optimization termination condition, choice of modulation ratio obtains corresponding initial switch angle value；
Step S40, the initial switch angle value obtained according to step S30, using the Non-Linear Programming function of Matlab
Fmincon solves final switch angle value:
Step S401 obtains final optimization pass objective function and nonlinear restriction equation according to step S20, determines final switch
The boundary of angle value and linear inequality constraint condition；
Step S402 solves final switch angle value using the Non-Linear Programming function Fmincon in constrained optimization；
Step S403, when meeting optimization termination condition, choice of modulation ratio obtains corresponding final switch angle value；
Step S50, cycle calculations, the total harmonic voltage distortion rate of more all weightings select, store corresponding modulation ratio
Optimized switching angle value, and corresponding pwm signal is generated according to the control of NPC-H bridge inverter.
A kind of pulse duration modulation method of the three-phase NPC-H bridge five-electrical level inverter, in step S20 it is non-linear about
Beam condition is established by following formula:
In formula, m is modulation ratio, inverter is right, left bridge arm 1/4 primitive period switch angle [alpha] ri, α li (i=1,2,
3 ... k) meet respectively
A kind of pulse duration modulation method of three-phase NPC-H bridge five-electrical level inverter weights total harmonic wave in step S20
Voltage distortion rate d is that the nth harmonic voltage magnitude Un of inverter output voltage is carried out using weighting total harmonic voltage Uh_sq as base value
Mark, which is changed, to be obtained, and formula is as follows:
D=Uh/Uh_sq,
In formula, Un is the nth harmonic voltage magnitude of inverter output voltage.
A kind of pulse duration modulation method of the three-phase NPC-H bridge five-electrical level inverter, it is initial excellent in step S301
Change objective function are as follows:
In formula, k is switching device switching angle quantity within 1/4 primitive period, weighting coefficient λ1、λ2Greater than 0, and 2 λ1+λ2
=1.
A kind of pulse duration modulation method of three-phase NPC-H bridge five-electrical level inverter, the variable edge in step S301
Boundary's condition is determined by following formula:
In formula, angle interval delta α=0.005 π is switched, is determined according to the 50 μ s of minimum pulse width width of permission；
The linear inequality constraint condition is determined by following formula:
A kind of pulse duration modulation method of the three-phase NPC-H bridge five-electrical level inverter, it is final excellent in step S401
Change objective function are as follows:
The beneficial effects of the present invention are:
(1) it eliminates the part sideband harmonic wave of inverter output, inhibit low-order harmonic, reduce total harmonic current THD.
(2) the balanced operating frequency and turn-on time of switching device, stabilizes DC bus mid-point voltage.
(3) common-mode voltage and common mode current amplitude are greatly reduced, the conduction loss and enhancing electromagnetic compatibility of system are reduced
Property.
Detailed description of the invention
Fig. 1 is three-phase NPC-H bridge five-electrical level inverter main circuit topological structure；
Fig. 2 is switch angle optimization computation flow chart；
Fig. 3 is that k switchs angle distribution diagram when being equal to 5；
Fig. 4 is the phase voltage waveform using PD-PWM modulator approach；
Fig. 5 is the common-mode voltage waveform using PD-PWM modulator approach；
Fig. 6 is the phase current waveform using PD-PWM modulator approach；
Fig. 7 is the phase voltage waveform using SOPWM modulator approach；
Fig. 8 is the common-mode voltage waveform using SOPWM modulator approach；
Fig. 9 is the phase current waveform using SOPWM modulator approach；
Figure 10 is the positive and negative direct current busbar voltage waveform using SOPWM and PD-PWM modulator approach.
Specific embodiment
Invention is further described in detail with reference to the accompanying drawings and examples.
System main circuit topological structure is as shown in Figure 1, three independent direct current sourcs provide support voltage, three-phase for bus capacitor
Direct current is converted into adjustable alternating voltage and exported by five level NPC-H bridge inverters.
It is as shown in Figure 2 to switch angle optimization computation process.
A kind of pulse duration modulation method of three-phase NPC-H bridge five-electrical level inverter disclosed by the invention, comprising the following steps:
One, determine switching angle quantity.
Step S10 determines switching angle quantity k of the switching device within the primitive period according to control system performance requirement:
In formula, fsmax maximum allowable operating frequency when being switching device declared working condition, f1 is fundamental voltage frequency.
Two, setting harmonic current, the weighting the smallest certain optimisation target of common-mode voltage keep DC bus mid-point voltage certainly
The nonlinear restriction of balance.
Step S20 establishes the fundamental voltage nonlinear restriction item for weighting total harmonic voltage distortion rate and bridge arm power equalization
Part, while the influence in view of 3 multiple subharmonic to output common mode voltage, using the PWM modulation of odd symmetry and even symmetry, then
The virtual value Uh that inverter output weights total harmonic voltage is indicated are as follows:
In formula, Un is the nth harmonic voltage magnitude of inverter output voltage.
When NPC-H bridge uses 180 ° of square-wave frequency modulations, weighting total harmonic voltage Uh_sq be may be expressed as:
In formula, Udc is total DC bus-bar voltage.
Uh carries out marking change as base value using Uh_sq, and is defined as weighting total harmonic voltage distortion rate d, and index d's is big
The small distortion degree for directly affecting load current minimizes in order to enable weighting total harmonic voltage, then has:
If the NPC-H inverter right side, switch angle [alpha] ri, α li (i=1,2,3 ... k) of the left bridge arm in 1/4 primitive period distinguish
Meet:
It is as shown in Figure 3 that angular distribution is switched as k=5.Within 1/4 primitive period, the selection for switching angle value has 2k
Freedom degree, NPC-H bridge inverter output harmonic wave voltage magnitude Un are as follows:
Total harmonic voltage distortion rate d can must be weighted by bringing formula (6) into formula (4) are as follows:
Fundamental voltage amplitude 2Udc/ π is exported as base value, by half bridge arm output fundamental wave electricity using half bridge arm when 180 ° of square-wave frequency modulations
It is pressed into rower change, and is defined as modulation ratio m.In order to which the operating frequency and turn-on time of equalizer switch device are electric to stablize midpoint
Pressure, need to increase Nonlinear Constraints are as follows:
Three, the initial switch angle value of corresponding modulation ratio is solved using genetic algorithm.
Step S30, the Nonlinear Constraints obtained according to step S20 are asked in the section modulation ratio m by genetic algorithm
Solve the initial switch angle value of corresponding modulation ratio.
Step S301, the target function type solved as needed (7) and formula (8), establish initial optimization objective function are as follows:
Weighting coefficient λ 1, λ 2 are greater than 0, and 2 λ 1+ λ 2=1 in formula.
Determine boundary and the linear inequality constraint condition of variable.If minimum pulse width is 50 μ s, according to the most scun of permission
Wide degree switchs angle interval to determine:
The π of Δ α=0.005 (10).
Then linear inequality constraints condition:
Variable boundary condition:
Step S302 sets initial population parameter, calculates the fitness value of single individual in population, is selected according to fitness
Parent individuality generates new son individual from the gene information in parent population, changes the individual in population by small probability disturbance
Gene information and the offspring for creating variation；
Step S303, when meeting optimization termination condition, choice of modulation ratio m obtains corresponding initial switch angle value.
Four, solve final switch angle value.
Step S40 solves final switch angle value using the Non-Linear Programming function Fmincon of Matlab:
Step S401 obtains final optimization pass objective function and nonlinear restriction equation according to step S30, determines initial switch
The boundary of angle value and linear inequality constraint condition.Optimization object function is set as formula (7)；Initial point is what genetic algorithm obtained
Switch angle；Linear inequality constraint condition is set as formula (11)；Variable boundary condition is set as formula (12)；Nonlinear restriction equation is set
For formula (8).Final optimization pass objective function are as follows:
Wherein αri、αli(i=1,2,3 ... k), meets respectively
The nonlinear restriction equation is
Step S402 solves final switch angle value using the Non-Linear Programming function Fmincon in constrained optimization；
Step S403, when meeting optimization termination condition, choice of modulation ratio m obtains corresponding final switch angle value.
Five, cycle calculations select, store the optimized switching angle value of corresponding modulation ratio.
Step S50, when reaching the setting cycle calculations number of step S30, step S40, the total harmonic wave of more all weightings
Voltage distortion rate d selects, stores the optimized switching angle value of corresponding modulation ratio m, and controlled and produced according to NPC-H bridge inverter
Raw corresponding pwm signal.
When devices switch frequency is 350Hz, using output phase voltage, common-mode voltage and the output phase of PD-PWM modulator approach
Electric current is distinguished as shown in figures 4-6, wherein output phase voltage, common-mode voltage and phase current harmonic wave focus primarily upon carrier wave and sideband
Near frequency；When devices switch frequency is 350Hz, using output phase voltage, common-mode voltage and the output phase of SOPWM modulator approach
Electric current difference is as shown in figs. 7-9.
Compared to PD-PWM modulator approach, the wider, width using the phase voltage and phase current harmonic band of SOPWM modulator approach
Value is smaller, in the case where filterless, is also able to satisfy the grid-connected requirement of individual harmonic current；Carrier wave and sideband frequency are attached
Close common-mode voltage amplitude also substantially reduces, and can reduce the conduction loss and enhancing Electro Magnetic Compatibility of system.
A phase DC capacitor voltage waveform is as shown in Figure 10.SOPWM modulator approach, positive and negative direct current bus are used when 0~1s
Voltage stabilization, 1~2.5s use PD-PWM modulator approach, and positive and negative direct current busbar voltage shifts, and when 2.5~6s uses again
SOPWM modulator approach, positive and negative direct current busbar voltage are restored to stablize.The balanced operating frequency of switching device of SOPWM modulator approach
And turn-on time, positive and negative direct current busbar voltage can be stabilized.
When low switching frequency, compared to PD-PWM modulator approach, it is inverse that SOPWM modulator approach eliminates five level of NPC-H bridge
Become the part sideband harmonic wave of device output, while can inhibit low-order harmonic.SOPWM modulator approach is keeping DC bus midpoint electricity
Under the premise of pressing self-equilibrium characteristic, substantially reduce current harmonics and common-mode voltage amplitude, when can efficiently solve low switching frequency,
The problems such as inverter exports low-order harmonic electric current, common-mode voltage amplitude is excessive.
The above-described embodiments merely illustrate the principles and effects of the present invention, and the embodiment that part uses, for
For those skilled in the art, without departing from the concept of the premise of the invention, can also make it is several deformation and
It improves, these are all within the scope of protection of the present invention.
Claims (6)
1. a kind of pulse duration modulation method of three-phase NPC-H bridge five-electrical level inverter, it is characterised in that: the following steps are included:
Step S10 determines switching angle quantity of the switching device within the primitive period according to control system performance requirement；
Step S20 considers influence of 3 times of subharmonic to output common mode voltage, establishes and weights total harmonic voltage distortion rate and bridge arm
The fundamental voltage Nonlinear Constraints of power equalization；
Step S30 solves the initial of corresponding modulation ratio by genetic algorithm in modulation ratio section according to Nonlinear Constraints
Switch angle value；
Step S301 establishes initial optimization objective function according to the Nonlinear Constraints that step S20 is obtained, determines initial switch
The boundary of angle value and linear inequality constraint condition；
Step S302 sets initial population parameter, calculates the fitness value of single individual in population, selects parent according to fitness
Individual generates new son individual from the gene information in parent population, changes the genes of individuals in population by small probability disturbance
Information and the offspring for creating variation；
Step S303, when meeting optimization termination condition, choice of modulation ratio obtains corresponding initial switch angle value；
Step S40, the initial switch angle value obtained according to step S30, using the Non-Linear Programming function Fmincon of Matlab
Solve final switch angle value:
Step S401 obtains final optimization pass objective function and nonlinear restriction equation according to step S20, determines final switch angle
The boundary of value and linear inequality constraint condition；
Step S402 solves final switch angle value using the Non-Linear Programming function Fmincon in constrained optimization；
Step S403, when meeting optimization termination condition, choice of modulation ratio obtains corresponding final switch angle value；
Step S50, cycle calculations, the total harmonic voltage distortion rate of more all weightings select, store the optimal of corresponding modulation ratio
Angle value is switched, and corresponding pwm signal is generated according to the control of NPC-H bridge inverter.
2. a kind of pulse duration modulation method of three-phase NPC-H bridge five-electrical level inverter according to claim 1, feature exist
In the Nonlinear Constraints in the step S20 are established by following formula:
In formula, m is modulation ratio, and the inverter right side, (i=1,2,3 ... k) by switch angle [alpha] ri, α li of the left bridge arm in 1/4 primitive period
Meet respectively
3. a kind of pulse duration modulation method of three-phase NPC-H bridge five-electrical level inverter according to claim 1, feature exist
In weighting total harmonic voltage distortion rate d in the step S20 is the nth harmonic voltage magnitude Un of inverter output voltage to add
The total harmonic voltage Uh_sq of Quan mark changing and be obtained for base value, and formula is as follows:
D=Uh/Uh_sq,
In formula, Un is the nth harmonic voltage magnitude of inverter output voltage.
4. a kind of pulse duration modulation method of three-phase NPC-H bridge five-electrical level inverter according to claim 1, feature exist
In initial optimization objective function in the step S301 are as follows:
In formula, k is switching device switching angle quantity within 1/4 primitive period, weighting coefficient λ1、λ2Greater than 0, and 2 λ1+λ2=1.
5. a kind of pulse duration modulation method of three-phase NPC-H bridge five-electrical level inverter according to claim 1, feature exist
In the variable boundary condition in the step S301 is determined by following formula:
In formula, angle interval delta α=0.005 π is switched, is determined according to the 50 μ s of minimum pulse width width of permission；
The linear inequality constraint condition is determined by following formula:
6. a kind of pulse duration modulation method of three-phase NPC-H bridge five-electrical level inverter according to claim 1, feature exist
In final optimization pass objective function in the step S401 are as follows:
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201810918077.5A CN109104112A (en) | 2018-08-13 | 2018-08-13 | A kind of pulse duration modulation method of three-phase NPC-H bridge five-electrical level inverter |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201810918077.5A CN109104112A (en) | 2018-08-13 | 2018-08-13 | A kind of pulse duration modulation method of three-phase NPC-H bridge five-electrical level inverter |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN109104112A true CN109104112A (en) | 2018-12-28 |
Family
ID=64849740
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201810918077.5A Pending CN109104112A (en) | 2018-08-13 | 2018-08-13 | A kind of pulse duration modulation method of three-phase NPC-H bridge five-electrical level inverter |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN109104112A (en) |
Cited By (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN111244931A (en) * | 2020-01-18 | 2020-06-05 | 武汉船用电力推进装置研究所（中国船舶重工集团公司第七一二研究所） | SOC self-balancing control method for parallel operation of multiple energy storage modules |
| CN113037114A (en) * | 2021-02-25 | 2021-06-25 | 国网福建省电力有限公司电力科学研究院 | Three-phase five-level inverter circuit and working method thereof |
| CN114389515A (en) * | 2022-03-24 | 2022-04-22 | 佛山仙湖实验室 | Method, system, equipment and medium for suppressing harmonic current of permanent magnet synchronous motor |
| CN114970368A (en) * | 2022-06-14 | 2022-08-30 | 中国长江三峡集团有限公司 | Efficiency optimization method and device for double active bridges, electronic equipment and storage medium |
Citations (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN102801348A (en) * | 2012-06-11 | 2012-11-28 | 上海电机学院 | Three-phase five-level inverter |
| CN103490695A (en) * | 2013-06-25 | 2014-01-01 | 中国船舶重工集团公司第七一二研究所 | Controller applied to multiphase motor speed adjusting system |
| CN104300816A (en) * | 2014-08-27 | 2015-01-21 | 中国船舶重工集团公司第七一二研究所 | Low modulation ratio pulse output method for five-phase three-level frequency converter |
| CN106560991A (en) * | 2016-08-12 | 2017-04-12 | 中国船舶重工集团公司第七〇二研究所 | Pulse width modulation method for H-bridge cascading-type inverter |
-
2018
- 2018-08-13 CN CN201810918077.5A patent/CN109104112A/en active Pending
Patent Citations (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN102801348A (en) * | 2012-06-11 | 2012-11-28 | 上海电机学院 | Three-phase five-level inverter |
| CN103490695A (en) * | 2013-06-25 | 2014-01-01 | 中国船舶重工集团公司第七一二研究所 | Controller applied to multiphase motor speed adjusting system |
| CN104300816A (en) * | 2014-08-27 | 2015-01-21 | 中国船舶重工集团公司第七一二研究所 | Low modulation ratio pulse output method for five-phase three-level frequency converter |
| CN106560991A (en) * | 2016-08-12 | 2017-04-12 | 中国船舶重工集团公司第七〇二研究所 | Pulse width modulation method for H-bridge cascading-type inverter |
Cited By (7)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN111244931A (en) * | 2020-01-18 | 2020-06-05 | 武汉船用电力推进装置研究所（中国船舶重工集团公司第七一二研究所） | SOC self-balancing control method for parallel operation of multiple energy storage modules |
| CN111244931B (en) * | 2020-01-18 | 2021-08-17 | 武汉船用电力推进装置研究所（中国船舶重工集团公司第七一二研究所） | SOC self-balancing control method for parallel operation of multiple energy storage modules |
| CN113037114A (en) * | 2021-02-25 | 2021-06-25 | 国网福建省电力有限公司电力科学研究院 | Three-phase five-level inverter circuit and working method thereof |
| CN114389515A (en) * | 2022-03-24 | 2022-04-22 | 佛山仙湖实验室 | Method, system, equipment and medium for suppressing harmonic current of permanent magnet synchronous motor |
| CN114389515B (en) * | 2022-03-24 | 2022-07-05 | 佛山仙湖实验室 | Method, system, equipment and medium for suppressing harmonic current of permanent magnet synchronous motor |
| CN114970368A (en) * | 2022-06-14 | 2022-08-30 | 中国长江三峡集团有限公司 | Efficiency optimization method and device for double active bridges, electronic equipment and storage medium |
| CN114970368B (en) * | 2022-06-14 | 2023-07-07 | 中国长江三峡集团有限公司 | Efficiency optimization method and device for double active bridge, electronic equipment and storage medium |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN109104112A (en) | A kind of pulse duration modulation method of three-phase NPC-H bridge five-electrical level inverter | |
| Kouro et al. | Reduced switching-frequency-modulation algorithm for high-power multilevel inverters | |
| Pulikanti et al. | Hybrid seven-level cascaded active neutral-point-clamped-based multilevel converter under SHE-PWM | |
| Dahidah et al. | A review of multilevel selective harmonic elimination PWM: formulations, solving algorithms, implementation and applications | |
| KR20120093103A (en) | Controller for a power converter and method of operating the same | |
| CN108768196A (en) | A kind of modulation of novel three level NPC current transformers and neutral point voltage control strategy | |
| Monopoli et al. | Performance comparison of variable-angle phase-shifting carrier PWM techniques | |
| CN103414366A (en) | Neutral point potential balance control method for direct current side in NPC three-level structure | |
| Krishnan et al. | Modeling and Simulation of 13-level Cascaded Hybrid Multilevel Inverter with less number of Switches | |
| CN109217701A (en) | Three-level rectifier common-mode voltage inhibits PWM method, modulator and system | |
| CN106560991B (en) | A kind of pulse duration modulation method of H bridge cascaded inverter | |
| CN107846153B (en) | The hybrid modulation method of MMC inverter | |
| Ben Mahmoud et al. | Direct power control with common mode voltage reduction of grid‐connected three‐level NPC inverter | |
| Benbouhenni et al. | A Brief Review of Space Vector Modulation (SVM) Methods and a New SVM Technique Based on the Minimum and Maximum of the Three-Phase Voltages. | |
| Thamizharasan et al. | Carrierless pulse width modulation strategy for multilevel inverters | |
| CN108092534B (en) | Control method and device of single-phase five-level converter | |
| CN110492771B (en) | Optimized pulse method for three-level inverter with minimum midpoint charge | |
| Ryszard et al. | Four level diode-clamped back-to-back converter with active DC link voltage control | |
| Yousuf et al. | The comparative THD analysis of neutral clamped multilevel Z-source inverter using novel PWM control techniques | |
| CN109066699B (en) | Method for judging influence of overmodulation on micro-source inverter series micro-grid voltage | |
| Teryima et al. | THD analysis of an overlapping carrier based SPWM for a 5-level cascaded h-bridge multilevel inverter | |
| CN113765424A (en) | Three-level inverter synchronous carrier modulation method and device | |
| CN106712564B (en) | Generalized three-level SVPWM (space vector pulse width modulation) algorithm | |
| Fang et al. | Synchronous Optimal Pulse-Width Modulation Method for Three-Phase Five-Level NPC-H Bridge Inverter | |
| Aihsan et al. | Harmonic Analysis of Three-Phase Asymmetrical Multilevel Inverter with Reduced Number of Switches |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| RJ01 | Rejection of invention patent application after publication | ||
| RJ01 | Rejection of invention patent application after publication |
Application publication date: 20181228 |