CN102437181A - N type silicon on insulator transverse insulated gate bipolar device - Google Patents
N type silicon on insulator transverse insulated gate bipolar device Download PDFInfo
- Publication number
- CN102437181A CN102437181A CN2011104040574A CN201110404057A CN102437181A CN 102437181 A CN102437181 A CN 102437181A CN 2011104040574 A CN2011104040574 A CN 2011104040574A CN 201110404057 A CN201110404057 A CN 201110404057A CN 102437181 A CN102437181 A CN 102437181A
- Authority
- CN
- China
- Prior art keywords
- type
- area
- well region
- tagma
- field oxide
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Images
Landscapes
- Thin Film Transistor (AREA)
- Insulated Gate Type Field-Effect Transistor (AREA)
- Thyristors (AREA)
Abstract
The invention provides an N type silicon on insulator (SOI) transverse insulated gate bipolar device which comprises an N type substrate. A buried oxide is provided on the N type substrate. An N type epitaxial layer is provided on the buried oxide. The N type epitaxial layer is provided with an N type buffer well and a P type body region inside. The N type buffer well is provided with a P type positive area inside. The P type positive area is provided with an N type positive area and a P type body contact area inside. A surface of the N type epitaxial layer is provided with a gate oxide layer and a field oxide layer in a certain scope. An upper surface of the gate oxide layer is provided with a polysilicon gate. A surface of the device is provided with a passivation layer and a metal level in a certain scope. The device is characterized in that: the N type epitaxial layer is provided with a P type well area, the P type well area and the P type body region form steeped P type doping, dosage concentration of the P type well area is lower than dosage concentration of the P type body area, one side of the P type well area is tangent to the field oxide layer, and the other side of the P type well area presses against the P type body area. According to the above structure, electric field intensity and impact ionization rate of a beak position can be substantially reduced, thus an output characteristic is effectively improved.
Description
Technical field
The present invention relates generally to field of high voltage power semiconductor devices, specifically, is a kind of N type silicon-on-insulator lateral insulated gate bipolar device, is applicable to chip for driving such as plasma flat-plate display device, half-bridge drive circuit and automobile production field.
Background technology
Improving constantly of Along with people's living standard, electronic product constantly proposes new requirement for aspects such as volume, performance, reliability and costs.Silicon-on-insulator (Silicon On Insulator under these circumstances; SOI) technology has been come out; Its unique insulating buried layer is isolated device and substrate fully, has alleviated the influence of substrate to device, has eliminated the risk of device generation latch-up (1atch-up); Alleviate the ghost effect of silicon device to a great extent, improved the performance of device and circuit greatly.Therefore the circuit that adopts SOI technology to make has speed height, characteristic such as low in energy consumption, high temperature resistant.
Igbt combines the advantage of bipolar transistor and isolated gate FET device, and the little and saturation pressure of driving power reduces.Be fit to very much to be applied to direct voltage and be fields such as 600V and above converter system such as alternating current machine, frequency converter, Switching Power Supply, lighting circuit, traction transmission.And the performance of the igbt that employing SOI technology is made is more near ideal state.Along with the appearance of the lateral insulated gate bipolar transistor of silicon-on-insulator, it obtains the extensive favor of academia and industrial quarters with the incomparable advantage of common lateral double-diffused metal-oxide-semiconductor transistor and common igbt (low in energy consumption, antijamming capability is strong, integration density is high, speed is fast, eliminate latch-up).
As everyone knows; The semiconductor power device that constantly develops into of electronic technology has been opened up application fields; Power semiconductor is also being played the part of more and more important role in daily life; And weigh a kind of quality of power semiconductor, mainly comprise output, the transfer characteristic curve of device, and the degeneration of other various parameters aspect such as whether.Simultaneously, the output characteristic curve of high tension apparatus departs from the situation of ideal conditions more easily than low-voltage device.Therefore, how under the prerequisite that does not change other parameters of device, the better optimize output characteristic curve makes that the operating state of high tension apparatus is more stable, becomes an important topic of current power semiconductor device research.
The present invention is exactly to the problems referred to above, has proposed a kind of N type silicon-on-insulator lateral insulated gate bipolar device.The device of this structure can significantly reduce the electric field strength and the impact ionization rate at device beak place, thereby improves output characteristic curve effectively.
Summary of the invention
The present invention provides a kind of N type silicon-on-insulator lateral insulated gate bipolar device.
The present invention adopts following technical scheme: a kind of N type silicon-on-insulator lateral insulated gate bipolar device comprises: N type substrate is provided with on N type substrate and buries oxygen; Be provided with N type epitaxial loayer on the oxygen burying, be provided with N type buffering trap and P type tagma in the inside of N type epitaxial loayer, in the N type cushions trap, be provided with P type Yang Qu; In P type tagma, be provided with cloudy district of N type and P type body contact zone; Be provided with an end of gate oxide and field oxide and gate oxide and an end of field oxide on the surface of N type epitaxial loayer and offset, the other end of said gate oxide extends and terminates in N type the moon to N type the moon district to be distinguished, and the other end of said field oxide is to P type Yang Qu extension and terminate in P type Yang Qu; Be provided with the surface that polysilicon gate and polysilicon gate extend to field oxide on the surface of gate oxide; Surface at field oxide, P type body contact zone, the cloudy district of N type, polysilicon gate and P type Yang Qu is provided with passivation layer, is connected with the first metal layer on surface, P type sun district, is connected with second metal level in P type body contact zone and the cloudy district of N type; It is characterized in that; In N type epitaxial loayer and below gate oxide, be provided with P type well region, P type well region and P type tagma constitute stepped P type mixes, and the P type doping content of said P type well region is lower than P type tagma; And a side and the field oxide of P type well region are tangent, and the opposite side of P type well region and P type tagma offset.
Compared with prior art, the present invention has following advantage:
(1), device of the present invention also is provided with P type well region 15 on N type epitaxial loayer 3; And P type well region 15 constitutes stepped P type doping (participating in accompanying drawing 2) with P type tagma 14; So just make the radius of curvature at beak place obviously diminish, the electric field strength at this place also obviously reduces (referring to accompanying drawing 3).
When (2), benefit of the present invention is to reduce the electric field strength at field oxide beak place; Can also reduce the impact ionization rate at this place; Thereby reduced the risk that device generation hot carrier degradation lost efficacy; Also promote the ability of the anti-deviatoric stress of device high temperature resistance (HTRB), and then improved the reliability of device, prolonged the useful life of device.Accompanying drawing 4 shows that the beak place impact ionization rate behind the employing device architecture of the present invention obviously reduces.
(3), the output characteristic curve of device of the present invention had obvious improvement than general device, the curve of saturation region drain current becomes smooth, and is more approaching with theoretical situations.Main cause is that the impact ionization rate at beak place descends, and ion produces also still less, because of the influence of colliding the ion pair drain current that produces reduces.Accompanying drawing 5 show adopted device architecture of the present invention after, the output characteristic curve of device be improved significantly.
(4), device of the present invention adopts high pressure SOI technology, used high-voltage P-type MOS device includes the structure of similar P type well region 15 in this technology; Therefore, manufacture craft of the present invention can with existing CMOS process compatible, can not increase extra reticle and processing step, can not increase cost yet.
(5), device of the present invention can not only improve output characteristic curve effectively, also can other performance parameters of device not exerted an influence.For example,,, make that the variations in threshold voltage of device is very little, can ignore because the effect of boron row phosphorus is inhaled on the oxide layer surface though P type tagma 15 is tangent with field oxide 10.Accompanying drawing 6 shows that the threshold voltage variation behind the employing device architecture of the present invention is very little.In addition, the reverse breakdown voltage of device can not change because of adopting device architecture of the present invention yet, and the result is with reference to accompanying drawing 7.
Description of drawings
Fig. 1 is a profile, illustrates the device profile structure of general N type silicon-on-insulator lateral insulated gate bipolar device.
Fig. 2 is a profile, illustrates the device profile structure of the N type silicon-on-insulator lateral insulated gate bipolar device after the present invention improves.
Fig. 3 is that device of the present invention " beak " is located the comparison diagram that longitudinal electric field and general structure devices " beak " are located longitudinal electric field.Can find out that the longitudinal electric field of device of the present invention at this place has tangible reduction.
Fig. 4 is the comparison diagram of impact ionization rate under impact ionization rate and the general structure devices operating state under the device operating state of the present invention.Can find out that the impact ionization rate that device of the present invention is located at " beak " has tangible reduction.
Fig. 5 is the comparison diagram of device output characteristic curve of the present invention and general device output characteristic curve.The output characteristic curve that can find out device of the present invention is more excellent, and the trend of upwarping of saturation region has significantly and weakens.
Fig. 6 is the comparison diagram of device threshold voltage of the present invention and general device threshold voltage.The threshold voltage difference that can find out both is very little, approximate can ignoring.
Fig. 7 is the reverse breakdown voltage of device of the present invention and the reverse breakdown voltage comparison diagram of general device.Can find out that both almost do not have difference.Complex chart 6 and Fig. 7, i.e. the present invention are when having improved the device output characteristic curve, to the almost not influence of other performance parameters of device.
Embodiment
Below in conjunction with accompanying drawing 2, the present invention is elaborated a kind of N type silicon-on-insulator lateral insulated gate bipolar device; Comprise: N type substrate 1, on N type substrate 1, be provided with and bury oxygen 2, be provided with N type epitaxial loayer 3 on the oxygen 2 burying; Be provided with N type buffering trap 4 and P type tagma 14 in the inside of N type epitaxial loayer 3; In N type buffering trap 4, be provided with the positive district 5 of P type, in P type tagma 14, be provided with cloudy district 13 of N type and P type body contact zone 12, be provided with gate oxide 10 and field oxide 8 and an end of gate oxide 10 and an end of field oxide 8 on the surface of N type epitaxial loayer 3 and offset; The other end of said gate oxide 10 extends and terminates in N type the moon to the cloudy district 13 of N type distinguishes 13; The other end of said field oxide 8 extends and terminates in P type sun to the positive district 5 of P type distinguishes 5, is provided with the surface that polysilicon gate 9 and polysilicon gate 9 extend to field oxide 8 on the surface of gate oxide 10, is provided with passivation layer 7 on the surface in field oxide 8, P type body contact zone 12, N type the moon district 13, polysilicon gate 9 and P type sun district 5; Be connected with the first metal layer 6 on 5 surfaces, P type sun district; 12 are connected with second metal level 11 with the cloudy district 13 of N type in P type body contact zone, it is characterized in that, in N type epitaxial loayer 3 and below gate oxide 10, are provided with P type well region 15; P type well region 15 constitutes stepped P type with P type tagma 14 and mixes; The P type doping content of said P type well region 15 is lower than P type tagma 14, and a side of P type well region 15 and field oxide 8 are tangent, and the opposite side of P type well region 15 and P type tagma 14 offset.Said structure can well be improved the beak place longitudinal electric field and the impact ionization rate of field oxide 8 under the prerequisite that does not influence other parameters of device, make output characteristic curve more excellent.
Said structure is made a P type well region 15 that concentration is not high between P type tagma 14 and field oxide 8, can reduce the electric field strength at field oxide 8 beak places effectively.
Said structure is to reduce the electric field strength at field oxide 8 beak places, and the impact ionization rate of corresponding position also can descend, and the ion generation rate reduces.
The output characteristic curve of said structure upwarps obviously and weakens, because ionization by collision has obtained very big improvement to the influence that drain current produces.
Said structure is compared with general structure, and parameters such as the threshold voltage of device and reverse breakdown voltage change very little, can ignore.
The present invention adopts following method to prepare:
The first step, conventional soi layer is made, and wherein epitaxial loayer 3 adopts the N type to mix.
In second step, ensuing is the making of lateral insulated gate bipolar transistor, is included on the N type extension 3 and forms heavy doping N type resilient coating 4 through injecting phosphonium ion, injects the boron ion and forms P type tagma 14; Being that the boron ion injects formation doped with P type well region 15 then, secondly is the growth of field oxide 8, gate oxide 10, and the deposit polysilicon 9 afterwards, and etching forms grid, makes heavily doped sun 5 He Yin districts 13, district and P type body contact zone 12 again.Deposit silicon dioxide, depositing metal behind the etching electrode contact zone.Etching metal and extraction electrode carry out Passivation Treatment at last.
Claims (3)
1. N type silicon-on-insulator lateral insulated gate bipolar device; Comprise: N type substrate (1); On N type substrate (1), be provided with and bury oxygen (2); Be provided with N type epitaxial loayer (3) on the oxygen (2) burying, be provided with N type buffering trap (4) and P type tagma (14) in the inside of N type epitaxial loayer (3), in the N type cushions trap (4), be provided with P type Yang Qu (5); In P type tagma (14), be provided with the cloudy district of N type (13) and P type body contact zone (12); Be provided with an end of gate oxide (10) and field oxide (8) and gate oxide (10) and an end of field oxide (8) on the surface of N type epitaxial loayer (3) and offset, the other end of said gate oxide (10) extends and terminates in the cloudy district of N type (13) to the cloudy district of N type (13), and the other end of said field oxide (8) extends and terminates in P type Yang Qu (5) to P type Yang Qu (5); Be provided with the surface that polysilicon gate (9) and polysilicon gate (9) extend to field oxide (8) on the surface of gate oxide (10); Surface at field oxide (8), P type body contact zone (12), the cloudy district of N type (13), polysilicon gate (9) and P type Yang Qu (5) is provided with passivation layer (7), is connected with the first metal layer (6) on P type Yang Qu (5) surface, is connected with second metal level (11) in P type body contact zone (12) and the cloudy district of N type (13); It is characterized in that; In N type epitaxial loayer (3) and in the below of gate oxide (10), be provided with P type well region (15), P type well region (15) and P type tagma (14) constitute stepped P type mixes, and the P type doping content of said P type well region (15) is lower than P type tagma (14); And a side of P type well region (15) and field oxide (8) are tangent, and the opposite side of P type well region (15) and P type tagma (14) offset.
2. N type silicon-on-insulator lateral insulated gate bipolar device according to claim 1, the doping content that it is characterized in that said P type well region (15) are 1/10th to 1/5th of P type tagma (14) doping contents.
3. N type silicon-on-insulator lateral insulated gate bipolar device according to claim 1, the junction depth that it is characterized in that said P type well region (15) are 1/3rd to 1/2nd of P type tagma (14) junction depths.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN2011104040574A CN102437181A (en) | 2011-12-08 | 2011-12-08 | N type silicon on insulator transverse insulated gate bipolar device |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN2011104040574A CN102437181A (en) | 2011-12-08 | 2011-12-08 | N type silicon on insulator transverse insulated gate bipolar device |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN102437181A true CN102437181A (en) | 2012-05-02 |
Family
ID=45985161
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN2011104040574A Pending CN102437181A (en) | 2011-12-08 | 2011-12-08 | N type silicon on insulator transverse insulated gate bipolar device |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN102437181A (en) |
Cited By (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN102760761A (en) * | 2012-06-30 | 2012-10-31 | 东南大学 | Latch-preventing N type silicon on insulator transverse isolated gate bipolar transistor |
| CN103236437A (en) * | 2013-04-25 | 2013-08-07 | 东南大学 | High-reliability N-type transverse insulated gate bipolar device and preparation process thereof |
| CN107039504A (en) * | 2017-03-20 | 2017-08-11 | 东南大学 | A kind of high hot carrier reliability lateral insulated gate bipolar device |
Citations (6)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US5977569A (en) * | 1996-09-24 | 1999-11-02 | Allen-Bradley Company, Llc | Bidirectional lateral insulated gate bipolar transistor having increased voltage blocking capability |
| US20050056906A1 (en) * | 2003-07-25 | 2005-03-17 | Shinichi Jimbo | Semiconductor device |
| CN101764150A (en) * | 2009-11-09 | 2010-06-30 | 苏州博创集成电路设计有限公司 | Silicon-on-insulator lateral insulated gate bipolar transistor and process manufacturing method |
| CN101771073A (en) * | 2010-01-15 | 2010-07-07 | 电子科技大学 | High-speed insulated gate bipolar transistor on lateral SOI |
| CN101969062A (en) * | 2010-08-27 | 2011-02-09 | 东南大学 | Silicon N-type semiconductor combined device on insulator for improving current density |
| CN202434525U (en) * | 2011-12-08 | 2012-09-12 | 东南大学 | N-type silicon-on-insulator lateral insulated gate bipolar device |
-
2011
- 2011-12-08 CN CN2011104040574A patent/CN102437181A/en active Pending
Patent Citations (6)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US5977569A (en) * | 1996-09-24 | 1999-11-02 | Allen-Bradley Company, Llc | Bidirectional lateral insulated gate bipolar transistor having increased voltage blocking capability |
| US20050056906A1 (en) * | 2003-07-25 | 2005-03-17 | Shinichi Jimbo | Semiconductor device |
| CN101764150A (en) * | 2009-11-09 | 2010-06-30 | 苏州博创集成电路设计有限公司 | Silicon-on-insulator lateral insulated gate bipolar transistor and process manufacturing method |
| CN101771073A (en) * | 2010-01-15 | 2010-07-07 | 电子科技大学 | High-speed insulated gate bipolar transistor on lateral SOI |
| CN101969062A (en) * | 2010-08-27 | 2011-02-09 | 东南大学 | Silicon N-type semiconductor combined device on insulator for improving current density |
| CN202434525U (en) * | 2011-12-08 | 2012-09-12 | 东南大学 | N-type silicon-on-insulator lateral insulated gate bipolar device |
Cited By (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN102760761A (en) * | 2012-06-30 | 2012-10-31 | 东南大学 | Latch-preventing N type silicon on insulator transverse isolated gate bipolar transistor |
| CN102760761B (en) * | 2012-06-30 | 2014-12-03 | 东南大学 | Latch-preventing N type silicon on insulator transverse isolated gate bipolar transistor |
| CN103236437A (en) * | 2013-04-25 | 2013-08-07 | 东南大学 | High-reliability N-type transverse insulated gate bipolar device and preparation process thereof |
| CN103236437B (en) * | 2013-04-25 | 2015-07-01 | 东南大学 | High-reliability N-type transverse insulated gate bipolar device and preparation process thereof |
| CN107039504A (en) * | 2017-03-20 | 2017-08-11 | 东南大学 | A kind of high hot carrier reliability lateral insulated gate bipolar device |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN104409507B (en) | low on-resistance VDMOS device and preparation method | |
| CN102130153B (en) | Silicon-on-insulator N-type transverse insulated gate bipolar transistor and preparation method thereof | |
| CN202434525U (en) | N-type silicon-on-insulator lateral insulated gate bipolar device | |
| CN101834202B (en) | N-type lateral insulated gate bipolar device capable of reducing hot carrier effect | |
| CN103762230A (en) | N-channel injection efficiency reinforced insulated gate bipolar transistor | |
| CN101702409B (en) | Transverse P-type double diffused metal oxide semiconductor transistor of silicon on insulator | |
| CN102437181A (en) | N type silicon on insulator transverse insulated gate bipolar device | |
| CN208028069U (en) | Novel two-sided step buried oxide SOI LDMOS with buried structure | |
| CN101819993B (en) | P type lateral insulated gate bipolar device for reducing hot carrier effect | |
| CN102130176B (en) | SOI (silicon-on-insulator) super-junction LDMOS (Laterally Diffused Metal Oxide Semiconductor) device with buffer layer | |
| CN103594520A (en) | Double-diffusion metal oxide semiconductor and manufacturing method thereof | |
| CN102437192B (en) | N-type silicon-on-insulator transverse double-diffusion field effect transistor | |
| CN102769038B (en) | Latch-up resisting N-type SOI laterally diffused metal oxide semiconductor | |
| CN102386227B (en) | Both-way surface field subdued drain electrode isolation double diffused drain metal-oxide -semiconductor field effect transistor (DDDMOS) transistor and method | |
| CN101771081B (en) | N-type super-junction transverse double-diffusion semiconductor metallic oxide transistor | |
| CN202394983U (en) | N type silicon on insulator transversal double diffusion field effect transistor | |
| CN102760761B (en) | Latch-preventing N type silicon on insulator transverse isolated gate bipolar transistor | |
| CN202120920U (en) | Metal insulated gate field-effect tube structure for high voltage integrated circuit | |
| CN201667336U (en) | N-type lateral insulated-gate bipolar device for reducing hot carrier effect | |
| CN101764157B (en) | Silicon-on-insulator lateral double-diffused metallic oxide semiconductor tube and preparation method | |
| CN102956636B (en) | High-current N type silicon-on-insulator lateral insulated-gate bipolar transistor | |
| CN201904340U (en) | N type lateral insulating gate bipolar transistor of silicon on insulator | |
| CN201638820U (en) | P type lateral isolation gate bipolar device for reducing hot carrier effect | |
| CN207425863U (en) | Semiconductor field effect transistor with three-stage oxygen buried layer | |
| CN201570500U (en) | P-type super-junction lateral double-diffused semiconductor metal oxide transistor |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| C12 | Rejection of a patent application after its publication | ||
| RJ01 | Rejection of invention patent application after publication |
Application publication date: 20120502 |