US9553514B2 - DC-DC converter - Google Patents

DC-DC converter Download PDF

Info

Publication number
US9553514B2
US9553514B2 US14/948,655 US201514948655A US9553514B2 US 9553514 B2 US9553514 B2 US 9553514B2 US 201514948655 A US201514948655 A US 201514948655A US 9553514 B2 US9553514 B2 US 9553514B2
Authority
US
United States
Prior art keywords
voltage
power supply
output
detection circuit
supply voltage
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
US14/948,655
Other versions
US20160156264A1 (en
Inventor
Hiroyuki Masuko
Kosuke TAKADA
Michiyasu Deguchi
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Ablic Inc
Original Assignee
Ablic Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Ablic Inc filed Critical Ablic Inc
Assigned to SEIKO INSTRUMENTS INC. reassignment SEIKO INSTRUMENTS INC. ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: Deguchi, Michiyasu, Masuko, Hiroyuki, TAKADA, Kosuke
Assigned to SII SEMICONDUCTOR CORPORATION . reassignment SII SEMICONDUCTOR CORPORATION . ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: SEIKO INSTRUMENTS INC
Assigned to SII SEMICONDUCTOR CORPORATION reassignment SII SEMICONDUCTOR CORPORATION CORRECTIVE ASSIGNMENT TO CORRECT THE EXECUTION DATE PREVIOUSLY RECORDED AT REEL: 037783 FRAME: 0166. ASSIGNOR(S) HEREBY CONFIRMS THE ASSIGNMENT. Assignors: SEIKO INSTRUMENTS INC
Publication of US20160156264A1 publication Critical patent/US20160156264A1/en
Application granted granted Critical
Publication of US9553514B2 publication Critical patent/US9553514B2/en
Assigned to ABLIC INC. reassignment ABLIC INC. CHANGE OF NAME (SEE DOCUMENT FOR DETAILS). Assignors: SII SEMICONDUCTOR CORPORATION
Assigned to ABLIC INC. reassignment ABLIC INC. CHANGE OF ADDRESS Assignors: ABLIC INC.
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • H—ELECTRICITY
    • H02—GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
    • H02M—APPARATUS FOR CONVERSION BETWEEN AC AND AC, BETWEEN AC AND DC, OR BETWEEN DC AND DC, AND FOR USE WITH MAINS OR SIMILAR POWER SUPPLY SYSTEMS; CONVERSION OF DC OR AC INPUT POWER INTO SURGE OUTPUT POWER; CONTROL OR REGULATION THEREOF
    • H02M3/00—Conversion of dc power input into dc power output
    • H02M3/02—Conversion of dc power input into dc power output without intermediate conversion into ac
    • H02M3/04—Conversion of dc power input into dc power output without intermediate conversion into ac by static converters
    • H02M3/10—Conversion of dc power input into dc power output without intermediate conversion into ac by static converters using discharge tubes with control electrode or semiconductor devices with control electrode
    • H02M3/145—Conversion of dc power input into dc power output without intermediate conversion into ac by static converters using discharge tubes with control electrode or semiconductor devices with control electrode using devices of a triode or transistor type requiring continuous application of a control signal
    • H02M3/155—Conversion of dc power input into dc power output without intermediate conversion into ac by static converters using discharge tubes with control electrode or semiconductor devices with control electrode using devices of a triode or transistor type requiring continuous application of a control signal using semiconductor devices only
    • H02M3/156—Conversion of dc power input into dc power output without intermediate conversion into ac by static converters using discharge tubes with control electrode or semiconductor devices with control electrode using devices of a triode or transistor type requiring continuous application of a control signal using semiconductor devices only with automatic control of output voltage or current, e.g. switching regulators
    • H—ELECTRICITY
    • H02—GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
    • H02M—APPARATUS FOR CONVERSION BETWEEN AC AND AC, BETWEEN AC AND DC, OR BETWEEN DC AND DC, AND FOR USE WITH MAINS OR SIMILAR POWER SUPPLY SYSTEMS; CONVERSION OF DC OR AC INPUT POWER INTO SURGE OUTPUT POWER; CONTROL OR REGULATION THEREOF
    • H02M1/00—Details of apparatus for conversion
    • H02M1/0003—Details of control, feedback or regulation circuits
    • H02M1/0016—Control circuits providing compensation of output voltage deviations using feedforward of disturbance parameters
    • H02M1/0022—Control circuits providing compensation of output voltage deviations using feedforward of disturbance parameters the disturbance parameters being input voltage fluctuations
    • H—ELECTRICITY
    • H02—GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
    • H02M—APPARATUS FOR CONVERSION BETWEEN AC AND AC, BETWEEN AC AND DC, OR BETWEEN DC AND DC, AND FOR USE WITH MAINS OR SIMILAR POWER SUPPLY SYSTEMS; CONVERSION OF DC OR AC INPUT POWER INTO SURGE OUTPUT POWER; CONTROL OR REGULATION THEREOF
    • H02M1/00—Details of apparatus for conversion
    • H02M1/36—Means for starting or stopping converters
    • H02M2001/0022—
    • H—ELECTRICITY
    • H02—GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
    • H02M—APPARATUS FOR CONVERSION BETWEEN AC AND AC, BETWEEN AC AND DC, OR BETWEEN DC AND DC, AND FOR USE WITH MAINS OR SIMILAR POWER SUPPLY SYSTEMS; CONVERSION OF DC OR AC INPUT POWER INTO SURGE OUTPUT POWER; CONTROL OR REGULATION THEREOF
    • H02M3/00—Conversion of dc power input into dc power output
    • H02M3/02—Conversion of dc power input into dc power output without intermediate conversion into ac
    • H02M3/04—Conversion of dc power input into dc power output without intermediate conversion into ac by static converters
    • H02M3/10—Conversion of dc power input into dc power output without intermediate conversion into ac by static converters using discharge tubes with control electrode or semiconductor devices with control electrode
    • H02M3/145—Conversion of dc power input into dc power output without intermediate conversion into ac by static converters using discharge tubes with control electrode or semiconductor devices with control electrode using devices of a triode or transistor type requiring continuous application of a control signal
    • H02M3/155—Conversion of dc power input into dc power output without intermediate conversion into ac by static converters using discharge tubes with control electrode or semiconductor devices with control electrode using devices of a triode or transistor type requiring continuous application of a control signal using semiconductor devices only
    • H02M3/156—Conversion of dc power input into dc power output without intermediate conversion into ac by static converters using discharge tubes with control electrode or semiconductor devices with control electrode using devices of a triode or transistor type requiring continuous application of a control signal using semiconductor devices only with automatic control of output voltage or current, e.g. switching regulators
    • H02M3/158—Conversion of dc power input into dc power output without intermediate conversion into ac by static converters using discharge tubes with control electrode or semiconductor devices with control electrode using devices of a triode or transistor type requiring continuous application of a control signal using semiconductor devices only with automatic control of output voltage or current, e.g. switching regulators including plural semiconductor devices as final control devices for a single load
    • H—ELECTRICITY
    • H02—GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
    • H02M—APPARATUS FOR CONVERSION BETWEEN AC AND AC, BETWEEN AC AND DC, OR BETWEEN DC AND DC, AND FOR USE WITH MAINS OR SIMILAR POWER SUPPLY SYSTEMS; CONVERSION OF DC OR AC INPUT POWER INTO SURGE OUTPUT POWER; CONTROL OR REGULATION THEREOF
    • H02M3/00—Conversion of dc power input into dc power output
    • H02M3/02—Conversion of dc power input into dc power output without intermediate conversion into ac
    • H02M3/04—Conversion of dc power input into dc power output without intermediate conversion into ac by static converters
    • H02M3/10—Conversion of dc power input into dc power output without intermediate conversion into ac by static converters using discharge tubes with control electrode or semiconductor devices with control electrode
    • H02M3/145—Conversion of dc power input into dc power output without intermediate conversion into ac by static converters using discharge tubes with control electrode or semiconductor devices with control electrode using devices of a triode or transistor type requiring continuous application of a control signal
    • H02M3/155—Conversion of dc power input into dc power output without intermediate conversion into ac by static converters using discharge tubes with control electrode or semiconductor devices with control electrode using devices of a triode or transistor type requiring continuous application of a control signal using semiconductor devices only
    • H02M3/156—Conversion of dc power input into dc power output without intermediate conversion into ac by static converters using discharge tubes with control electrode or semiconductor devices with control electrode using devices of a triode or transistor type requiring continuous application of a control signal using semiconductor devices only with automatic control of output voltage or current, e.g. switching regulators
    • H02M3/158—Conversion of dc power input into dc power output without intermediate conversion into ac by static converters using discharge tubes with control electrode or semiconductor devices with control electrode using devices of a triode or transistor type requiring continuous application of a control signal using semiconductor devices only with automatic control of output voltage or current, e.g. switching regulators including plural semiconductor devices as final control devices for a single load
    • H02M3/1588—Conversion of dc power input into dc power output without intermediate conversion into ac by static converters using discharge tubes with control electrode or semiconductor devices with control electrode using devices of a triode or transistor type requiring continuous application of a control signal using semiconductor devices only with automatic control of output voltage or current, e.g. switching regulators including plural semiconductor devices as final control devices for a single load comprising at least one synchronous rectifier element

Definitions

  • the present invention relates to a DC-DC converter which outputs a constant voltage, and more specifically to a technology of preventing overshoot of an output voltage.
  • FIG. 6 is a circuit diagram of a related art DC-DC converter.
  • the related art DC-DC converter is comprised of a power supply terminal 101 , a ground terminal 102 , a reference voltage circuit 111 which outputs a reference voltage VREF, a voltage dividing circuit 112 which divides an output voltage VOUT of an output terminal 103 , an error amplifier 110 which outputs a voltage VERR indicative of a result of comparison between a divided voltage VFB and the reference voltage VREF, a ramp wave generating circuit 114 which generates a ramp wave VRAMP, a PWM comparator 113 which compares the voltage VERR with the ramp wave VRAMP to output a signal PWM, an output buffer 115 , an output transistor 116 , and a soft start circuit 119 .
  • the error amplifier 110 compares the divided voltage VFB and the reference voltage VREF to output the voltage VERR.
  • the PWM comparator 113 compares the voltage VERR and the ramp wave VRAMP and thereby outputs the signal PWM to the output buffer 115 .
  • the output buffer 115 outputs the signal PWM to the output transistor 116 under the control of an output signal of the soft start circuit 119 .
  • the soft start circuit 119 has the function of gradually raising an output when the voltage VDD is applied to the power supply terminal 101 . Thus, overshoot of the output voltage VOUT of the DC-DC converter is suppressed by causing the output buffer 115 to gradually turn on the output transistor 116 .
  • Patent Document 1 Japanese Patent Application Laid-Open No. 2011-55692
  • the related art DC-DC converter has the following problems.
  • the voltage VERR outputted from the error amplifier 110 becomes a value close to the power supply voltage VDD.
  • the PWM comparator 113 is in a 100% DURY state, i.e., the output transistor 116 is always placed in an on state without being subjected to switching.
  • the output voltage VOUT of the DC-DC converter is overshot during a time in which the voltage VERR returns to a steady-state value.
  • the present invention has been invented to solve the above-mentioned problems.
  • the present invention is intended to provide a DC-DC converter capable of preventing overshoot of the output voltage VOUT even though the PWM comparator 113 is placed in the 100% DUTY state.
  • the DC-DC converter of the present invention is configured as follows:
  • the DC-DC converter is provided which is equipped with a 100% DUTY detection circuit detecting a 100% DUTY state of a PWM comparator, a power supply voltage rise detection circuit detecting a rise in a power supply voltage, and a discharge control circuit lowering an output voltage of an error amplifier, and which lowers the output voltage of the error amplifier when a power supply voltage rise detection signal is outputted where the 100% DUTY state is reached and the output voltage of the error amplifier is higher than a predetermined voltage.
  • the DC-DC converter of the present invention brings about an effect that since it is configured as described above, no overshoot occurs in an output voltage even when a power supply voltage is raised from a voltage lower than a desired output voltage of the DC-DC converter to a normal voltage.
  • FIG. 1 is a circuit diagram of a DC-DC converter of the present embodiment
  • FIG. 2 is a circuit diagram illustrating one example of a 100% DUTY detection circuit
  • FIG. 3 is a diagram illustrating the operation of the DC-DC converter of the present invention.
  • FIG. 4 is a circuit diagram illustrating another example of the DC-DC converter of the present embodiment
  • FIG. 5 is a diagram illustrating the operation of the DC-DC converter according to FIG. 4 ;
  • FIG. 6 is a circuit diagram of a related art DC-DC converter.
  • FIG. 1 is a circuit diagram of a DC-DC converter of the present embodiment.
  • the DC-DC converter 100 of the present embodiment is equipped with a power supply terminal 101 , a ground terminal 102 , a reference voltage circuit 111 which outputs a reference voltage VREF, a voltage dividing circuit 112 which divides an output voltage VOUT of an output terminal 103 , an error amplifier 110 which outputs a voltage VERR indicative of a result of comparison between a divided voltage VFB and the reference voltage VREF, a ramp wave generating circuit 114 which generates a ramp wave VRAMP, a PWM comparator 113 which compares the voltage VERR with the ramp wave VRAMP to output a signal PWM, an output buffer 115 , an output transistor 116 , a 100% DUTY detection circuit 118 , a power supply voltage rise detection circuit 120 , a discharge control circuit 121 , and a phase compensation circuit 117 having a phase compensation capacitor Cc and a phase compensation resistor Rc.
  • the 100% DUTY detection circuit 118 has an input terminal connected to an output terminal of the PWM comparator 113 , and an output terminal connected to an input terminal of the discharge control circuit 121 .
  • the power supply voltage rise detection circuit 120 is equipped with a switch 131 and a capacitor 130 connected in series between the power supply terminal 101 and the ground terminal 102 . A connection point of these is assumed to be a nodeA.
  • the discharge control circuit 121 is equipped with a switch 135 controlled by the voltage of the nodeA, a second reference voltage circuit 132 which generates a second reference voltage VREF 2 slightly higher than a wave crest value of the ramp wave, a comparator 133 which compares the second reference voltage VREF 2 and the voltage VERR, and a NAND 134 which inputs an output of the comparator 133 and a detection signal of the 100% DUTY detection circuit 118 .
  • the switch 135 has one end connected to the ground terminal 102 , and the other end connected to a connection point of the capacitor Cc and the resistor Rc of the phase compensation circuit 117 .
  • the NAND 134 outputs a discharge control signal to the switch 131 of the power supply voltage rise detection circuit 120 .
  • FIG. 2 is a circuit diagram illustrating one example of the 100% DUTY detection circuit 118 .
  • the 100% DUTY detection circuit 118 is equipped with a capacitor 201 , a constant current circuit 202 , and a switch 203 .
  • a control terminal of the switch 203 is an input terminal, and a connection point of the constant current circuit 202 and the switch 203 is an output terminal.
  • the constant current circuit 202 is connected so as to charge the capacitor 201 .
  • the switch 203 is connected so as to discharge the capacitor 201 .
  • the capacitor 201 is charged by the constant current circuit 202 , and the capacitor 201 is discharged by the switch 203 .
  • the switch 203 is controlled by the signal PWM.
  • the capacitor 201 is discharged, and the output terminal maintains the state of Lo.
  • the output terminal outputs Hi when the voltage of the capacitor 201 exceeds the threshold value of an inversion circuit. That is, the 100% DUTY detection circuit 118 is brought into a 100% DUTY detection state.
  • FIG. 3 is a diagram illustrating the operation of the DC-DC converter of the present embodiment.
  • the power supply voltage VDD becomes a voltage lower than a desired output voltage VOUTtar of the DC-DC converter, and the divided voltage VFB becomes a voltage lower than the reference voltage VREF.
  • the output voltage VERR of the error amplifier 110 is Hi and does not cross the ramp wave VRAMP, the signal PWM maintains a Hi state.
  • the output transistor 116 is in an on state, the output voltage VOUT becomes the power supply voltage VDD.
  • the 100% DUTY detection circuit 118 is in a 100% DUTY detection state and the output thereof becomes Hi.
  • the voltage VERR is higher than the second reference voltage VREF 2 corresponding to an inversion input of the comparator 133 , the output of the comparator 133 is Hi.
  • the output of the NAND 134 with the output of the 100% DUTY detection circuit 118 and the output of the comparator 133 taken to be inputs becomes Lo and hence the switch 131 of the power supply voltage rise detection circuit 120 is kept off. Further, the nodeA maintains a ground potential when the switch 131 is on.
  • the voltage of the nodeA of the power supply voltage rise detection circuit 120 rises following the power supply voltage VDD by coupling of the capacitor 130 .
  • the switch 135 of the discharge control circuit 121 is turned on so as to follow the voltage of the nodeA to discharge an electric charge of the phase compensation capacitor Cc, thereby lowering the voltage VERR.
  • the output of the comparator 133 becomes Lo.
  • the output of the NAND 134 becomes Hi to turn on the switch 131 of the power supply voltage rise detection circuit 120 , so that the nodeA is brought to the ground potential.
  • the switch 135 is turned off to stop the discharge of the phase compensation capacitor Cc. That is, the error amplifier 110 outputs the voltage VERR corresponding to the input divided voltage VFB.
  • the voltage VERR crosses the ramp wave VRAMP, and the output PWM of the PWM comparator 113 becomes a rectangular wave, so that the switching operation of the DC-DC converter is started. Since the voltage VERR becomes a value close to a normal value during the rise in the power supply voltage VDD, the output voltage VOUT relatively gently approaches the value of a desired output voltage VOUT. Thus, even if the power supply voltage VDD is restored to the normal value, no overshoot occurs in the output voltage VOUT.
  • the DC-DC converter of the present embodiment it is possible to prevent overshoot of the output voltage VOUT even when the power supply voltage VDD is restored from the voltage lower than the desired output voltage of the DC-DC converter, i.e., the state in which the PWM comparator 113 is in the 100% DUTY state to the normal power supply voltage.
  • FIG. 4 is a circuit diagram illustrating another example of the DC-DC converter of the present embodiment.
  • the DC-DC converter 100 of FIG. 4 is equipped with a power supply terminal 101 , a ground terminal 102 , a reference voltage circuit 111 which outputs a reference voltage VREF, a voltage dividing circuit 112 which divides an output voltage VOUT of an output terminal 103 , an error amplifier 110 which outputs a voltage VERR indicative of a result of comparison between a divided voltage VFB and the reference voltage VREF, a ramp wave generating circuit 114 which generates a ramp wave VRAMP, a PWM comparator 113 which compares the voltage VERR with the ramp wave VRAMP to output a signal PWM, an output buffer 115 , an output transistor 116 , a 100% DUTY detection circuit 118 , a power supply voltage rise detection circuit 120 , a discharge control circuit 121 a, and a phase compensation circuit 117 .
  • the 100% DUTY detection circuit 118 has an input terminal connected to an output terminal of the PWM comparator 113 , and an inversion output terminal connected to a control terminal of a switch 131 of the power supply voltage rise detection circuit 120 .
  • the discharge control circuit 121 a is equipped with a second reference voltage 132 which generates a second reference voltage VREF 2 slightly higher than a wave crest value of the ramp wave, a comparator 133 which compares the second reference voltage 132 and the voltage VERR, a comparator 136 having a non-inversion input terminal connected to a nodeA, and an inversion input terminal having an offset voltage Vos, which is connected to the ground terminal 102 , an AND 137 which performs an AND operation on the output of the comparator 133 and the output of the comparator 136 , and a switch 135 controlled by an output nodeB of the AND 137 .
  • FIG. 5 is a diagram illustrating the operation of the DC-DC converter according to FIG. 4 .
  • a power supply voltage VDD becomes a voltage lower than a desired output voltage VOUTtar of the DC-DC converter, and the divided voltage VFB becomes a voltage lower than the reference voltage VREF.
  • the output voltage VERR of the error amplifier 110 is Hi and does not cross the ramp wave VRAMP, the signal PWM maintains a Hi state.
  • the output transistor 116 is in an on state, the output voltage VOUT becomes the power supply voltage VDD.
  • the 100% DUTY detection circuit 118 is in a 100% DUTY detection state and its inversion output becomes Lo.
  • the switch 131 of the power supply voltage rise detection circuit 120 is turned off in response to an output signal of the 100% DUTY detection circuit 118 .
  • the nodeA maintains a voltage grounding potential when the switch 131 is on. That is, the output of the comparator 136 of the discharge control circuit 121 a becomes Lo. Further, since the voltage VERR is higher than the second reference voltage VREF 2 corresponding to an inversion input of the comparator 133 , the output of the comparator 133 is Hi. Thus, the output nodeB of the AND 137 is Lo, and the switch 135 is turned off.
  • the voltage of the nodeA of the power supply voltage rise detection circuit 120 rises following the power supply voltage VDD by coupling of a capacitor 130 .
  • the output of the comparator 136 becomes Hi.
  • the output of the comparator 133 maintains Hi. That is, the output nodeB of the AND 137 becomes Hi.
  • the output of the comparator 133 becomes Lo.
  • the output nodeB of the AND 137 becomes Lo and the discharge of the phase compensation capacitor Cc is stopped. That is, the error amplifier 110 outputs the voltage VERR corresponding to the divided voltage VFB inputted thereto.
  • the voltage VERR crosses the ramp wave VRAMP, and the output PWM of the PWM comparator 113 becomes a rectangular wave, so that the switching operation of the DC-DC converter is started. Since the voltage VERR becomes a value close to a normal value during the rise in the power supply voltage VDD, the output voltage VOUT relatively gently approaches the value of a normal output voltage VOUT. Thus, even if the power supply voltage VDD is restored to a normal value, no overshoot occurs in the output voltage VOUT.
  • the DC-DC converter of the present embodiment it is possible to prevent overshoot of the output voltage VOUT even when the power supply voltage VDD is restored from the voltage lower than the desired output voltage of the DC-DC converter, i.e., the state in which the PWM comparator 113 is in the 100% DUTY state to the normal voltage.
  • the present invention has been described using the circuits for the voltage mode DC-DC converter, the present invention can be applied even in the case of a current mode DC-DC converter and can bring about a similar effect.
  • the ramp wave VRAMP described in the form of the triangular wave in the drawing for the operation description of FIG. 3 is a voltage obtained by feeding back current of the output transistor 116 .

Landscapes

  • Engineering & Computer Science (AREA)
  • Power Engineering (AREA)
  • Dc-Dc Converters (AREA)

Abstract

To provide a DC-DC converter which prevents overshoot from occurring in an output voltage even when a power supply voltage rises from a voltage lower than a desired output voltage of the DC-DC converter to a normal voltage. A DC-DC converter is equipped with a 100% DUTY detection circuit which detects a 100% DUTY state of a PWM comparator, a power supply voltage rise detection circuit which detects a rise in a power supply voltage, and a discharge control circuit which lowers an output voltage of an error amplifier. The DC-DC converter is configured to lower the output voltage of the error amplifier when a power supply voltage rise detection signal is outputted where a 100% DUTY state is reached and the output voltage of the error amplifier is higher than a predetermined voltage.

Description

RELATED APPLICATIONS
This application claims priority under 35 U.S.C. §119 to Japanese Patent Application No. 2014-240525 filed on Nov. 27, 2014, the entire content of which is hereby incorporated by reference.
BACKGROUND OF THE INVENTION
Field of the Invention
The present invention relates to a DC-DC converter which outputs a constant voltage, and more specifically to a technology of preventing overshoot of an output voltage.
Background Art
FIG. 6 is a circuit diagram of a related art DC-DC converter.
The related art DC-DC converter is comprised of a power supply terminal 101, a ground terminal 102, a reference voltage circuit 111 which outputs a reference voltage VREF, a voltage dividing circuit 112 which divides an output voltage VOUT of an output terminal 103, an error amplifier 110 which outputs a voltage VERR indicative of a result of comparison between a divided voltage VFB and the reference voltage VREF, a ramp wave generating circuit 114 which generates a ramp wave VRAMP, a PWM comparator 113 which compares the voltage VERR with the ramp wave VRAMP to output a signal PWM, an output buffer 115, an output transistor 116, and a soft start circuit 119.
The operation of the related art DC-DC converter will be described.
When a voltage VDD is applied to the power supply terminal 101, the error amplifier 110 compares the divided voltage VFB and the reference voltage VREF to output the voltage VERR. The PWM comparator 113 compares the voltage VERR and the ramp wave VRAMP and thereby outputs the signal PWM to the output buffer 115. The output buffer 115 outputs the signal PWM to the output transistor 116 under the control of an output signal of the soft start circuit 119. The soft start circuit 119 has the function of gradually raising an output when the voltage VDD is applied to the power supply terminal 101. Thus, overshoot of the output voltage VOUT of the DC-DC converter is suppressed by causing the output buffer 115 to gradually turn on the output transistor 116.
[Patent Document 1] Japanese Patent Application Laid-Open No. 2011-55692
SUMMARY OF THE INVENTION
The related art DC-DC converter, however, has the following problems.
When the power supply voltage VDD is lower than an output setting voltage of the DC-DC converter, the voltage VERR outputted from the error amplifier 110 becomes a value close to the power supply voltage VDD. Thus, the PWM comparator 113 is in a 100% DURY state, i.e., the output transistor 116 is always placed in an on state without being subjected to switching. When the power supply voltage VDD suddenly rises from this state, the output voltage VOUT of the DC-DC converter is overshot during a time in which the voltage VERR returns to a steady-state value.
The present invention has been invented to solve the above-mentioned problems. The present invention is intended to provide a DC-DC converter capable of preventing overshoot of the output voltage VOUT even though the PWM comparator 113 is placed in the 100% DUTY state.
In order to solve the related art problems, the DC-DC converter of the present invention is configured as follows:
The DC-DC converter is provided which is equipped with a 100% DUTY detection circuit detecting a 100% DUTY state of a PWM comparator, a power supply voltage rise detection circuit detecting a rise in a power supply voltage, and a discharge control circuit lowering an output voltage of an error amplifier, and which lowers the output voltage of the error amplifier when a power supply voltage rise detection signal is outputted where the 100% DUTY state is reached and the output voltage of the error amplifier is higher than a predetermined voltage.
The DC-DC converter of the present invention brings about an effect that since it is configured as described above, no overshoot occurs in an output voltage even when a power supply voltage is raised from a voltage lower than a desired output voltage of the DC-DC converter to a normal voltage.
BRIEF DESCRIPTION OF THE DRAWINGS
FIG. 1 is a circuit diagram of a DC-DC converter of the present embodiment;
FIG. 2 is a circuit diagram illustrating one example of a 100% DUTY detection circuit;
FIG. 3 is a diagram illustrating the operation of the DC-DC converter of the present invention;
FIG. 4 is a circuit diagram illustrating another example of the DC-DC converter of the present embodiment;
FIG. 5 is a diagram illustrating the operation of the DC-DC converter according to FIG. 4; and
FIG. 6 is a circuit diagram of a related art DC-DC converter.
 DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS
FIG. 1 is a circuit diagram of a DC-DC converter of the present embodiment.
The DC-DC converter 100 of the present embodiment is equipped with a power supply terminal 101, a ground terminal 102, a reference voltage circuit 111 which outputs a reference voltage VREF, a voltage dividing circuit 112 which divides an output voltage VOUT of an output terminal 103, an error amplifier 110 which outputs a voltage VERR indicative of a result of comparison between a divided voltage VFB and the reference voltage VREF, a ramp wave generating circuit 114 which generates a ramp wave VRAMP, a PWM comparator 113 which compares the voltage VERR with the ramp wave VRAMP to output a signal PWM, an output buffer 115, an output transistor 116, a 100% DUTY detection circuit 118, a power supply voltage rise detection circuit 120, a discharge control circuit 121, and a phase compensation circuit 117 having a phase compensation capacitor Cc and a phase compensation resistor Rc.
The 100% DUTY detection circuit 118 has an input terminal connected to an output terminal of the PWM comparator 113, and an output terminal connected to an input terminal of the discharge control circuit 121.
The power supply voltage rise detection circuit 120 is equipped with a switch 131 and a capacitor 130 connected in series between the power supply terminal 101 and the ground terminal 102. A connection point of these is assumed to be a nodeA.
The discharge control circuit 121 is equipped with a switch 135 controlled by the voltage of the nodeA, a second reference voltage circuit 132 which generates a second reference voltage VREF2 slightly higher than a wave crest value of the ramp wave, a comparator 133 which compares the second reference voltage VREF2 and the voltage VERR, and a NAND 134 which inputs an output of the comparator 133 and a detection signal of the 100% DUTY detection circuit 118.
The switch 135 has one end connected to the ground terminal 102, and the other end connected to a connection point of the capacitor Cc and the resistor Rc of the phase compensation circuit 117. The NAND134 outputs a discharge control signal to the switch 131 of the power supply voltage rise detection circuit 120.
FIG. 2 is a circuit diagram illustrating one example of the 100% DUTY detection circuit 118.
The 100% DUTY detection circuit 118 is equipped with a capacitor 201, a constant current circuit 202, and a switch 203. A control terminal of the switch 203 is an input terminal, and a connection point of the constant current circuit 202 and the switch 203 is an output terminal. The constant current circuit 202 is connected so as to charge the capacitor 201. The switch 203 is connected so as to discharge the capacitor 201.
In the 100% DUTY detection circuit 118, the capacitor 201 is charged by the constant current circuit 202, and the capacitor 201 is discharged by the switch 203. The switch 203 is controlled by the signal PWM. Thus, in a normal operating state in which the signal PWM repeats Hi and Lo, the capacitor 201 is discharged, and the output terminal maintains the state of Lo. Further, since the capacitor 201 is not discharged when the signal PMW is brought to 100% duty and maintains Hi, the output terminal outputs Hi when the voltage of the capacitor 201 exceeds the threshold value of an inversion circuit. That is, the 100% DUTY detection circuit 118 is brought into a 100% DUTY detection state.
The operation of the DC-DC converter of the present embodiment will next be described.
FIG. 3 is a diagram illustrating the operation of the DC-DC converter of the present embodiment.
Till a time T1, the power supply voltage VDD becomes a voltage lower than a desired output voltage VOUTtar of the DC-DC converter, and the divided voltage VFB becomes a voltage lower than the reference voltage VREF. Since the output voltage VERR of the error amplifier 110 is Hi and does not cross the ramp wave VRAMP, the signal PWM maintains a Hi state. Thus, since the output transistor 116 is in an on state, the output voltage VOUT becomes the power supply voltage VDD. At this time, the 100% DUTY detection circuit 118 is in a 100% DUTY detection state and the output thereof becomes Hi. Further, since the voltage VERR is higher than the second reference voltage VREF2 corresponding to an inversion input of the comparator 133, the output of the comparator 133 is Hi. Thus, the output of the NAND134 with the output of the 100% DUTY detection circuit 118 and the output of the comparator 133 taken to be inputs becomes Lo and hence the switch 131 of the power supply voltage rise detection circuit 120 is kept off. Further, the nodeA maintains a ground potential when the switch 131 is on.
When the power supply voltage VDD gradually rises between the time T1 and a time T2, the voltage of the nodeA of the power supply voltage rise detection circuit 120 rises following the power supply voltage VDD by coupling of the capacitor 130. With the rise in the voltage of the nodeA, the switch 135 of the discharge control circuit 121 is turned on so as to follow the voltage of the nodeA to discharge an electric charge of the phase compensation capacitor Cc, thereby lowering the voltage VERR.
When the voltage VERR becomes a voltage lower than the reference voltage VREF2 at the time T2, the output of the comparator 133 becomes Lo. The output of the NAND134 becomes Hi to turn on the switch 131 of the power supply voltage rise detection circuit 120, so that the nodeA is brought to the ground potential. Thus, in the discharge control circuit 121, the switch 135 is turned off to stop the discharge of the phase compensation capacitor Cc. That is, the error amplifier 110 outputs the voltage VERR corresponding to the input divided voltage VFB.
At a time T3, the voltage VERR crosses the ramp wave VRAMP, and the output PWM of the PWM comparator 113 becomes a rectangular wave, so that the switching operation of the DC-DC converter is started. Since the voltage VERR becomes a value close to a normal value during the rise in the power supply voltage VDD, the output voltage VOUT relatively gently approaches the value of a desired output voltage VOUT. Thus, even if the power supply voltage VDD is restored to the normal value, no overshoot occurs in the output voltage VOUT.
According to the DC-DC converter of the present embodiment, as described above, it is possible to prevent overshoot of the output voltage VOUT even when the power supply voltage VDD is restored from the voltage lower than the desired output voltage of the DC-DC converter, i.e., the state in which the PWM comparator 113 is in the 100% DUTY state to the normal power supply voltage.
FIG. 4 is a circuit diagram illustrating another example of the DC-DC converter of the present embodiment.
The DC-DC converter 100 of FIG. 4 is equipped with a power supply terminal 101, a ground terminal 102, a reference voltage circuit 111 which outputs a reference voltage VREF, a voltage dividing circuit 112 which divides an output voltage VOUT of an output terminal 103, an error amplifier 110 which outputs a voltage VERR indicative of a result of comparison between a divided voltage VFB and the reference voltage VREF, a ramp wave generating circuit 114 which generates a ramp wave VRAMP, a PWM comparator 113 which compares the voltage VERR with the ramp wave VRAMP to output a signal PWM, an output buffer 115, an output transistor 116, a 100% DUTY detection circuit 118, a power supply voltage rise detection circuit 120, a discharge control circuit 121 a, and a phase compensation circuit 117.
The 100% DUTY detection circuit 118 has an input terminal connected to an output terminal of the PWM comparator 113, and an inversion output terminal connected to a control terminal of a switch 131 of the power supply voltage rise detection circuit 120.
The discharge control circuit 121 a is equipped with a second reference voltage 132 which generates a second reference voltage VREF2 slightly higher than a wave crest value of the ramp wave, a comparator 133 which compares the second reference voltage 132 and the voltage VERR, a comparator 136 having a non-inversion input terminal connected to a nodeA, and an inversion input terminal having an offset voltage Vos, which is connected to the ground terminal 102, an AND 137 which performs an AND operation on the output of the comparator 133 and the output of the comparator 136, and a switch 135 controlled by an output nodeB of the AND137.
The operation of the DC-DC converter of FIG. 4 will next be described.
FIG. 5 is a diagram illustrating the operation of the DC-DC converter according to FIG. 4.
Till a time T1, a power supply voltage VDD becomes a voltage lower than a desired output voltage VOUTtar of the DC-DC converter, and the divided voltage VFB becomes a voltage lower than the reference voltage VREF. Since the output voltage VERR of the error amplifier 110 is Hi and does not cross the ramp wave VRAMP, the signal PWM maintains a Hi state. Thus, since the output transistor 116 is in an on state, the output voltage VOUT becomes the power supply voltage VDD. At this time, the 100% DUTY detection circuit 118 is in a 100% DUTY detection state and its inversion output becomes Lo. The switch 131 of the power supply voltage rise detection circuit 120 is turned off in response to an output signal of the 100% DUTY detection circuit 118. Further, the nodeA maintains a voltage grounding potential when the switch 131 is on. That is, the output of the comparator 136 of the discharge control circuit 121 a becomes Lo. Further, since the voltage VERR is higher than the second reference voltage VREF2 corresponding to an inversion input of the comparator 133, the output of the comparator 133 is Hi. Thus, the output nodeB of the AND137 is Lo, and the switch 135 is turned off.
When the power supply voltage VDD gradually rises between the time T1 and a time T2, the voltage of the nodeA of the power supply voltage rise detection circuit 120 rises following the power supply voltage VDD by coupling of a capacitor 130. When the voltage of the nodeA rises and becomes higher than an offset voltage Vos of the comparator 136, the output of the comparator 136 becomes Hi. Further, the output of the comparator 133 maintains Hi. That is, the output nodeB of the AND137 becomes Hi. Thus, since the switch 135 of the discharge control circuit 121 a is turned on, an electric charge of a phase compensation capacitor Cc is discharged to lower the voltage VERR.
When the voltage VERR becomes a voltage lower than the reference voltage VREF2 at the time T2, the output of the comparator 133 becomes Lo. The output nodeB of the AND137 becomes Lo and the discharge of the phase compensation capacitor Cc is stopped. That is, the error amplifier 110 outputs the voltage VERR corresponding to the divided voltage VFB inputted thereto.
At a time T3, the voltage VERR crosses the ramp wave VRAMP, and the output PWM of the PWM comparator 113 becomes a rectangular wave, so that the switching operation of the DC-DC converter is started. Since the voltage VERR becomes a value close to a normal value during the rise in the power supply voltage VDD, the output voltage VOUT relatively gently approaches the value of a normal output voltage VOUT. Thus, even if the power supply voltage VDD is restored to a normal value, no overshoot occurs in the output voltage VOUT.
According to the DC-DC converter of the present embodiment, as described above, it is possible to prevent overshoot of the output voltage VOUT even when the power supply voltage VDD is restored from the voltage lower than the desired output voltage of the DC-DC converter, i.e., the state in which the PWM comparator 113 is in the 100% DUTY state to the normal voltage.
Incidentally, although the present invention has been described using the circuits for the voltage mode DC-DC converter, the present invention can be applied even in the case of a current mode DC-DC converter and can bring about a similar effect. In a current mode, the ramp wave VRAMP described in the form of the triangular wave in the drawing for the operation description of FIG. 3 is a voltage obtained by feeding back current of the output transistor 116.

Claims (5)

What is claimed is:
1. A DC-DC converter comprising:
an error amplifier which amplifies a difference between a divided voltage obtained by dividing a voltage outputted from an output transistor and a reference voltage to output a voltage VERR;
a ramp wave generating circuit which generates a ramp wave;
a PWM comparator which compares the voltage VERR and the ramp wave and thereby outputs a signal PWM;
a 100% DUTY detection circuit which detects that the signal PWM is brought to 100% DUTY, and outputs a 100% DUTY detection signal;
a phase compensation capacitor and a phase compensation resistor provided at an output terminal of the error amplifier;
a power supply voltage rise detection circuit which detects a rise in a power supply voltage; and
a discharge control circuit which discharges an electric charge of the phase compensation capacitor in response to an output signal of the power supply voltage rise detection circuit.
2. The DC-DC converter according to claim 1, wherein the discharge control circuit outputs a discharge control signal when the 100% DUTY detection signal is inputted when the voltage VERR is higher than a predetermined voltage.
3. The DC-DC converter according to claim 2, wherein the power supply voltage rise detection circuit is equipped with a capacitor having one end connected to a power supply terminal, and a switch having one end connected to the other end of the capacitor and the other end connected to a ground terminal, and being controlled by the discharge control signal, and
wherein the power supply voltage rise detection circuit provides a connection point of the switch and the capacitor as an output terminal.
4. The DC-DC converter according to claim 1, wherein the power supply voltage rise detection circuit is equipped with a capacitor having one end connected to a power supply terminal, and a switch having one end connected to the other end of the capacitor and the other end connected to a ground terminal, and being controlled by the 100% DUTY detection signal, and
wherein the power supply voltage rise detection circuit provides a connection point of the switch and the capacitor as an output terminal.
5. The DC-DC converter according to claim 4, wherein the discharge control circuit discharges the electric charge of the phase compensation capacitor when a detection signal is inputted from the power supply voltage rise detection circuit when the voltage VERR is higher than a predetermined voltage.
US14/948,655 2014-11-27 2015-11-23 DC-DC converter Active US9553514B2 (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
JP2014240525A JP6393169B2 (en) 2014-11-27 2014-11-27 DC-DC converter
JP2014-240525 2014-11-27

Publications (2)

Publication Number Publication Date
US20160156264A1 US20160156264A1 (en) 2016-06-02
US9553514B2 true US9553514B2 (en) 2017-01-24

Family

ID=56079812

Family Applications (1)

Application Number Title Priority Date Filing Date
US14/948,655 Active US9553514B2 (en) 2014-11-27 2015-11-23 DC-DC converter

Country Status (5)

Country Link
US (1) US9553514B2 (en)
JP (1) JP6393169B2 (en)
KR (1) KR20160064004A (en)
CN (1) CN105656300B (en)
TW (1) TWI679835B (en)

Families Citing this family (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP6592374B2 (en) * 2016-02-23 2019-10-16 エイブリック株式会社 Switching regulator
CN106787790B (en) * 2016-11-25 2021-04-13 广东百事泰医疗器械股份有限公司 Long-life intelligence step-down conversion equipment
WO2018189953A1 (en) * 2017-04-12 2018-10-18 三菱電機株式会社 Power conversion device and contactless power supply system
US11342852B2 (en) * 2017-06-23 2022-05-24 Intel Corporation Apparatus, system, and method for reducing voltage overshoot in voltage regulators
JP6892357B2 (en) * 2017-08-31 2021-06-23 エイブリック株式会社 Switching regulator
JP7199913B2 (en) * 2018-02-19 2023-01-06 ローム株式会社 switching power supply
JP7399739B2 (en) 2020-02-19 2023-12-18 ローム株式会社 switching power supply
CN112803742B (en) * 2021-02-27 2022-08-09 华为技术有限公司 DC/DC converter and soft start overshoot prevention method thereof
CN113193540B (en) * 2021-07-01 2021-09-24 上海芯龙半导体技术股份有限公司南京分公司 Control circuit, control circuit system and power supply chip
TWI798993B (en) * 2021-12-13 2023-04-11 大陸商北京歐錸德微電子技術有限公司 Detection circuit, DC-DC converter and power supply device

Citations (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20040080963A1 (en) * 2002-10-25 2004-04-29 Grant David A. Switch mode converter that allows 100% duty cycle on gate driver
JP2011055692A (en) 2009-09-04 2011-03-17 Rohm Co Ltd Switching regulator
US20130187624A1 (en) * 2012-01-24 2013-07-25 Kabushiki Kaisha Toshiba Semiconductor integrated circuit device and dc-dc converter
US20130207631A1 (en) * 2012-02-10 2013-08-15 Kabushiki Kaisha Toshiba Semiconductor integrated circuit device, dc-dc converter, and voltage conversion method
US20140062449A1 (en) * 2012-09-05 2014-03-06 Silicon Works Co., Ltd. Switching mode converter and method for controlling thereof
US20140253079A1 (en) * 2013-03-11 2014-09-11 Chengdu Monolithic Power Systems Co., Ltd. Switching converter with adaptive off time control and the method thereof
US20150180335A1 (en) * 2013-12-24 2015-06-25 Seiko Instruments Inc. Switching regulator and electronic apparatus

Family Cites Families (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH09121535A (en) * 1995-10-27 1997-05-06 Sharp Corp Switching regulator
JP4487703B2 (en) * 2004-09-21 2010-06-23 富士電機システムズ株式会社 Switching power supply
JP2007074874A (en) * 2005-09-09 2007-03-22 Nissan Motor Co Ltd Power supply device
JP5174390B2 (en) * 2007-08-06 2013-04-03 ローム株式会社 Power supply device and electronic apparatus equipped with the same
JP5312781B2 (en) * 2007-12-19 2013-10-09 シャープ株式会社 Switching power supply circuit
JP5684987B2 (en) * 2010-01-25 2015-03-18 セイコーインスツル株式会社 Switching regulator

Patent Citations (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20040080963A1 (en) * 2002-10-25 2004-04-29 Grant David A. Switch mode converter that allows 100% duty cycle on gate driver
JP2011055692A (en) 2009-09-04 2011-03-17 Rohm Co Ltd Switching regulator
US20130187624A1 (en) * 2012-01-24 2013-07-25 Kabushiki Kaisha Toshiba Semiconductor integrated circuit device and dc-dc converter
US20130207631A1 (en) * 2012-02-10 2013-08-15 Kabushiki Kaisha Toshiba Semiconductor integrated circuit device, dc-dc converter, and voltage conversion method
US20140062449A1 (en) * 2012-09-05 2014-03-06 Silicon Works Co., Ltd. Switching mode converter and method for controlling thereof
US20140253079A1 (en) * 2013-03-11 2014-09-11 Chengdu Monolithic Power Systems Co., Ltd. Switching converter with adaptive off time control and the method thereof
US20150180335A1 (en) * 2013-12-24 2015-06-25 Seiko Instruments Inc. Switching regulator and electronic apparatus

Also Published As

Publication number Publication date
CN105656300A (en) 2016-06-08
TWI679835B (en) 2019-12-11
JP2016103895A (en) 2016-06-02
US20160156264A1 (en) 2016-06-02
CN105656300B (en) 2019-04-30
KR20160064004A (en) 2016-06-07
JP6393169B2 (en) 2018-09-19
TW201630322A (en) 2016-08-16

Similar Documents

Publication Publication Date Title
US9553514B2 (en) DC-DC converter
JP6211916B2 (en) Switching regulator
US8508196B2 (en) Switching regulator
US8742834B2 (en) Negative-voltage charge pump circuit
TWI610528B (en) Boost-type switching regulator and electronic device
JP4789768B2 (en) Power supply
CN109428487B (en) Switch regulator
US8766612B2 (en) Error amplifier with built-in over voltage protection for switched-mode power supply controller
US9608521B2 (en) DC/DC converter activation stability control
JP5728415B2 (en) Operation control circuit, DC-DC converter control circuit, and DC-DC converter
CN110868054B (en) Soft start device and method for DC-DC converter
CN107919653B (en) Reverse current protection circuit for switching circuit
US8884596B2 (en) Dynamic control of frequency compensation for improved over-voltage protection in a switching regulator
US9337733B2 (en) Adaptive pre-charge voltage converter
US20150194872A1 (en) Power supply device
JP2010063231A (en) Switching regulator
US20170141680A1 (en) Dc-dc converter with transient control and the method thereof
JP2011045216A (en) Switching power supply
JP2006325281A (en) Switching power supply circuit and switching power supply control method
JP2003324941A (en) Power source apparatus
JP5974733B2 (en) Switching power supply
CN116865545A (en) Power management device

Legal Events

Date Code Title Description
AS Assignment

Owner name: SEIKO INSTRUMENTS INC., JAPAN

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:MASUKO, HIROYUKI;TAKADA, KOSUKE;DEGUCHI, MICHIYASU;SIGNING DATES FROM 20151102 TO 20151104;REEL/FRAME:037117/0397

AS Assignment

Owner name: SII SEMICONDUCTOR CORPORATION ., JAPAN

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:SEIKO INSTRUMENTS INC;REEL/FRAME:037783/0166

Effective date: 20160209

AS Assignment

Owner name: SII SEMICONDUCTOR CORPORATION, JAPAN

Free format text: CORRECTIVE ASSIGNMENT TO CORRECT THE EXECUTION DATE PREVIOUSLY RECORDED AT REEL: 037783 FRAME: 0166. ASSIGNOR(S) HEREBY CONFIRMS THE ASSIGNMENT;ASSIGNOR:SEIKO INSTRUMENTS INC;REEL/FRAME:037903/0928

Effective date: 20160201

STCF Information on status: patent grant

Free format text: PATENTED CASE

AS Assignment

Owner name: ABLIC INC., JAPAN

Free format text: CHANGE OF NAME;ASSIGNOR:SII SEMICONDUCTOR CORPORATION;REEL/FRAME:045567/0927

Effective date: 20180105

MAFP Maintenance fee payment

Free format text: PAYMENT OF MAINTENANCE FEE, 4TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1551); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

Year of fee payment: 4

AS Assignment

Owner name: ABLIC INC., JAPAN

Free format text: CHANGE OF ADDRESS;ASSIGNOR:ABLIC INC.;REEL/FRAME:064021/0575

Effective date: 20230424