KR940006503Y1 - Level detector - Google Patents

Level detector Download PDF

Info

Publication number
KR940006503Y1
KR940006503Y1 KR2019890011947U KR890022947U KR940006503Y1 KR 940006503 Y1 KR940006503 Y1 KR 940006503Y1 KR 2019890011947 U KR2019890011947 U KR 2019890011947U KR 890022947 U KR890022947 U KR 890022947U KR 940006503 Y1 KR940006503 Y1 KR 940006503Y1
Authority
KR
South Korea
Prior art keywords
circuit
nand
signal
amplifier
zener diode
Prior art date
Application number
KR2019890011947U
Other languages
Korean (ko)
Inventor
유완동
Original Assignee
대우전자 주식회사
김용원
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 대우전자 주식회사, 김용원 filed Critical 대우전자 주식회사
Priority to KR2019890011947U priority Critical patent/KR940006503Y1/en
Application granted granted Critical
Publication of KR940006503Y1 publication Critical patent/KR940006503Y1/en

Links

Abstract

내용 없음.No content.

Description

레벨(LEVEL) 검출회로Level Detection Circuit

제1도는 본 고안의 회로도.1 is a circuit diagram of the present invention.

* 도면의 주요부분에 대한 부호의 설명* Explanation of symbols for main parts of the drawings

1 : 증폭기 2 : 클램핑회로1 amplifier 2 clamping circuit

3 : 레벨검출회로 4 : 알람구동회로3 level detection circuit 4 alarm driving circuit

5 : 알람발신장치 OP1-OP2: 비교증폭기5: Alarm transmitter OP 1 -OP 2 : Comparative amplifier

ZD1-ZD4: 제너다이오드 R1-R8: 저항ZD 1 -ZD 4 : Zener Diodes R 1 -R 8 : Resistance

C1-C4: 콘덴서 NAND1-NAND2: 낸드회로C 1 -C 4 : Capacitor NAND 1 -NAND 2 : NAND circuit

본고안은 레벨검출회로에 있어서, 특히 입력신호의 상한값과 하한값을 정하고 규정범위를 벗어 날경우 "하이"신호를 출력하여 경보장치로서 규정범위를 초과 및 미달됨을 알리도록 하는 레벨검출회로에 관한 것이다.The present invention relates to a level detection circuit in which a level detection circuit, in particular, sets an upper limit value and a lower limit value of an input signal and outputs a "high" signal when it is out of a specified range, so as to notify the device that the specified range is exceeded or under the specified range. .

일반적으로 사용되는 레벨검출회로는 상한 및 하한값을 설정해 놓고 단순히 규정 범위내에서 출력되는 신호를 필요에 따라 적절히 이용하였다.In general, the level detection circuit used generally sets the upper and lower limit values, and simply uses the signal output within the specified range as appropriate.

그러나 특정 전자제품이나 장비등을 측정하기 위하여 일정한 레벨의 신호를 인가할때 규정범위를 벗어나는 경우 이를 알려주는 장치가 없어 규정 레벨신호가 입력되는지의 여부를 확인할수 없는 문제점이 발생되었던 것이다.However, when a certain level of signal is applied to measure a specific electronic device or equipment, there is no device for notifying the user when a specified level signal is out of the specified range.

그러므로 본고안은 상기와 같은 문제점을 해결하기 위한 것으로서, 비교증폭기를 사용하며 클램핑회로에 의해 설정된 입력신호의 상한치와 하한치레벨을 규정하고 기준범위를 벗어나면 경보장치를 구동시켜 외부에 알림으로서 항시 정확한 레벨의 신호를 획득할 수 있는 레벨검출회로를 제공하는데 본고안의 목적이 있는 것이다.Therefore, this paper is intended to solve the above problems. It uses a comparative amplifier and specifies the upper and lower limit levels of the input signal set by the clamping circuit. It is an object of the present invention to provide a level detection circuit capable of acquiring a level signal.

이하 첨부된 도면에 의해 상세히 설명하면 다음과 같다.Hereinafter, described in detail by the accompanying drawings as follows.

제1도에서와 같이 입력레벨을 조정하는 저항(R1)과 DC전압을 차단하는 콘덴서(C1)(C2) 및 적정레벨로 증폭하는 증폭기(1)로 이루어진 통상의 신호입력회로에 있어서, 상기 콘덴서(C2)를 경유한 입력신호는 기준전압의 상한치를 설정하는 제너다이오드(ZD1)와 하한치를 설정하는 제너다이오드(ZD2)가 직렬접속된 클램핑회로(2)와 저항(R3)을 거쳐 설정된 기준전압과 비교하여 설정한 범위(상한값)를 벗어나면 "하이"신호를 출력하는 비교증폭기(OP2)의 비반전단자(+)에 인가하고 반전단자(-)측은 입력되는 신호를 보호하는 저항(R8)과 제너다이오드(ZD4)를 연결하는 한편, 콘덴서(C2)를 통한 입력신호는 클램핑회로(2)와 저항(R4)을 거쳐 설정된 기준전압과 비교하여 설정한 범위(하한값)를 벗어나면 "하이"신호를 출력하는 비교증폭기(OP2)의 반전단자(-)에 인가하고, 비반전단자(+)에는 입력되는 신호를 보호하는 저항(R6)과 제너다이오드(ZD3)를 접속하되, 상기 비교증폭기(OP1)(OP2)의 출력단에는 낸드회로(NAND1)(NAND2)로 된 알람구동회로(4)를 연결한 레벨검출회로(3)를 구성하고 이의 출력단은 알람발신장치(5)를 접속하여서된 레벨검출회로인 것이다.In the conventional signal input circuit comprising a resistor (R 1 ) for adjusting the input level, a capacitor (C 1 ) (C 2 ) for blocking the DC voltage, and an amplifier (1) for amplifying to an appropriate level as shown in FIG. The input signal via the capacitor C 2 includes a clamping circuit 2 and a resistor R in which a zener diode ZD 1 for setting an upper limit of a reference voltage and a zener diode ZD 2 for setting a lower limit are connected in series. 3 ) When it is out of the set range (upper limit value) compared with the reference voltage set through the input, it is applied to the non-inverting terminal (+) of the comparison amplifier (OP 2 ) that outputs a "high" signal, and the inverting terminal (-) side is input. While connecting the resistor (R 8 ) and the zener diode (ZD 4 ) to protect the signal, the input signal through the capacitor (C 2 ) is compared with the reference voltage set through the clamping circuit (2) and the resistor (R 4 ). If it is out of the set range (lower limit value), the inverting terminal of the comparison amplifier OP 2 that outputs a "high" signal (- ) Is applied, and a non-inverting terminal (+) include, but connected to the resistor (R 6) and a Zener diode (ZD 3) for protecting a signal input, an output terminal of the comparison amplifier (OP 1) (OP 2) has a NAND circuit A level detection circuit 3 is formed by connecting an alarm driving circuit 4 composed of (NAND 1 ) and (NAND 2 ), and an output terminal thereof is a level detection circuit connected by connecting an alarm transmitting device 5.

상기와 같은 구성으로 이루어진 본고안의 작용 효과를 설명하면 다음과 같다.Referring to the effect of the present invention consisting of the above configuration as follows.

먼저 입력단에 신호가 인가되면 가변되는 저항(R1)에 의해 입력레벨이 조정되어 콘덴서(C1)에서 직류성분을 차단한후 증폭기(1)에서 적정레벨로 증폭되어 콘덴서(C2)에서 직류성분을 재차단하여 안정된 신호가 출력된다.First, when a signal is applied to the input terminal, the input level is adjusted by the variable resistor R 1 to cut off the DC component in the capacitor C 1 , and then amplified to an appropriate level in the amplifier 1 so that the DC in the capacitor C 2 is applied. The component is cut off again and a stable signal is output.

이러한 신호는 저항(R3)(R4)을 거쳐 비교증폭기(OP1)(OP2)의 비반전단자(+) 및 반전단자(-)에 각각 인가되어 이의 반전(-) 비반전단자(+)에 연결된 제너다이오드(ZD4)(ZD3)와 저항(R8)(R6)에 의해 입력신호가 보호되어 클램핑회로(2)에 설정된 기준전압과 비교하게 되는데 이때 비교증폭기(OP1)의 상한값 범위를 벗어나거나 또는 비교증폭기(OP2)의 하한값 범위를 벗어나게 되면 각 비교증폭기(OP1)(OP2)는 "하이(HIGH)" 상태의 신호를 출력한다.These signals are applied to the non-inverting terminal (+) and the inverting terminal (-) of the comparative amplifiers OP 1 and OP 2 through the resistors R 3 and R 4 , respectively, so that the inverting (-) non-inverting terminal ( a Zener diode (ZD 4) connected to a +) (ZD 3) and a resistor (R 8) (R 6) is the input signal provided by the there is the comparison with a reference voltage set in the clamping circuit (2) At this time, the comparison amplifier (OP 1 If) out of the upper limit value range, or the comparison amplifier (out of the lower limit range of the OP 2) of each comparison amplifier (OP 1) (OP 2) and outputs a signal of "high (hIGH)" state.

따라서 상기 신호는 알림구동회로(4)의 낸드회로(NAND1)의 일측단자에 인가되므로 알람발생장치(5)를 동작시키게 되어 입력신호가 규정된 범위를 벗어남을 경보음으로 알리게 된다.Therefore, the signal is applied to one terminal of the NAND circuit NAND 1 of the notification driving circuit 4 to operate the alarm generating device 5, so as to notify the alarm signal that the input signal is out of the prescribed range.

이때 낸드회로(NAND2)의 일측단자에 리세트(RESET)신호를 인가하면 낸드회로(NAND2)의 출력신호는 "하이"상태가 되어 낸드회로(NAND1)의 타측단자로 전달됨에 따라 알람발신장치(5)의 동작이 정지되도록 되어 있다.The NAND circuit is applied to the reset (RESET) signal on one terminal of the (NAND 2) NAND circuit output signals (NAND 2) is "high" is a status alarm according to the delivered to the other side terminal of the NAND circuit (NAND 1) The operation of the transmitter 5 is stopped.

한편 클램핑회로(2)는 비교증폭기(OP1)(OP2)에 인가되는 신호가 설정된 기준전압보다 클때(즉 제너다이오드(ZD1)(ZD2) 전압보다 클때) 입력신호를 클램핑하여 레벨검출회로(3)의 안정된 동작을 할수 있도록 하였다.On the other hand, the clamping circuit 2 detects the level by clamping the input signal when the signal applied to the comparison amplifier OP 1 (OP 2 ) is larger than the set reference voltage (that is, when the signal is greater than the zener diode ZD 1 (ZD 2 ) voltage). The stable operation of the circuit 3 can be achieved.

이상에서 상술한 바와 같이 작용하는 본고안은 입력신호가 설정된 레벨의 범위를 벗어나게 되면 알람발신장치(5)를 구동하여 알리게 됨으로서 즉시 재조정할수 있게 되어 각종 전자제품이나 장비등에 항시 전력소모가 적은 안정된 전압을 공급할수 있는 유용한 고안인 것이다.As described above, the present work, which operates as described above when the input signal is out of the range of the set level, is notified by driving the alarm transmitting device 5 so that it can be readjusted immediately and stable power with low power consumption at all times in various electronic products or equipment. It is a useful design that can supply.

Claims (1)

가변되는 저항(R1)과 DC전압을 차단하는 콘덴서(C1)(C2)와 증폭기(1)로된 신호입력회로를 레벨검출회로(3)의 각각의 저항(R3)(R4)을 통해 비교증폭기(OP1)(OP2)에 입력되게 한 통상의 회로에 있어서, 상기 레벨검출회로(3)의 비교증폭기(OP1)(OP2) 입력단에, 기준전압의 상한치를 설정하는 제너다이오드(ZD1)와 하한치의 기준전압을 설정하는 제너다이오드(ZD2)가 직렬접속된 클램핑회로(2)와 입력신호를 보호하는 가변용 저항(R8)(R6), 제너다이오드(ZD4)(ZD3)를 각각 연결하고, 상기 비교증폭회로(OP1)(OP2) 출력단을 알람발신장치(5)의 동작 및 정지시키기 위해 낸드회로(NAND1)(NAND2)로된 알람구동회로(4)를 접속한 것을 특징으로 하는 레벨검출회로.The signal input circuit composed of a capacitor C 1 (C 2 ) and an amplifier 1 which blocks a variable resistor R 1 and a DC voltage is connected to each of the resistors R 3 and R 4 of the level detection circuit 3. ) detection amplifier (OP 1) (OP 2) to the input terminal, setting the upper limit of the reference voltage of the comparison amplifier (OP 1) (in a typical circuit to be inputted to the OP 2), the level detection circuit 3 via a Zener diode (ZD 1 ) and a zener diode (ZD 2 ) for setting the lower limit reference voltage are connected in series with a clamping circuit (2) connected in series, a variable resistor (R 8 ) (R 6 ), and a zener diode protecting the input signal. (ZD 4 ) and (ZD 3 ), respectively, and the comparison amplification circuits OP 1 and OP 2 output terminals to NAND circuits NAND 1 and NAND 2 for operating and stopping the alarm transmitting apparatus 5. And a level detecting circuit characterized in that the alarm driving circuit 4 is connected.
KR2019890011947U 1989-08-14 1989-08-14 Level detector KR940006503Y1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
KR2019890011947U KR940006503Y1 (en) 1989-08-14 1989-08-14 Level detector

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR2019890011947U KR940006503Y1 (en) 1989-08-14 1989-08-14 Level detector

Publications (1)

Publication Number Publication Date
KR940006503Y1 true KR940006503Y1 (en) 1994-09-24

Family

ID=19295093

Family Applications (1)

Application Number Title Priority Date Filing Date
KR2019890011947U KR940006503Y1 (en) 1989-08-14 1989-08-14 Level detector

Country Status (1)

Country Link
KR (1) KR940006503Y1 (en)

Similar Documents

Publication Publication Date Title
EP0387837A3 (en) Externally discernible power supply abnormality detection system
DK1169763T3 (en) Protection circuit for an electronic device
US3931547A (en) Protection circuit
KR940006503Y1 (en) Level detector
US5309309A (en) Semiconductor protection against high energy transients
US5539381A (en) Fixed threshold and rate of rise heat detector with dynamic thermal reference
US5376920A (en) Power fail detection circuit
US3932774A (en) Electronic monitoring system with short-circuit protection
DE69029299T2 (en) Pulse detection circuit and VCR using this circuit
EP0347189A3 (en) Circuit for protecting input of semiconductor device
KR960032017A (en) Function check circuit and method of electronic circuit
US4445160A (en) Fault-powered low-level voltage clamp circuit
KR950003945A (en) Power-on system
KR900009186Y1 (en) Muting and alarm circuitry for the abnormal condition
KR940008547Y1 (en) Braking circuit for ripple current
CA1272756C (en) Vital inverter driver
SU851381A1 (en) Stabilized power source
KR900010614Y1 (en) Over-input protect circuit of audio power amplifier
KR870000051Y1 (en) Sound level sensor
KR900004646Y1 (en) Loop current sensing circuit
KR200322662Y1 (en) Signal detecting circuit using single operational amplifier
KR900005018Y1 (en) Over current over voltage protective circuit
KR940006456Y1 (en) Level detection circuit
KR920001435Y1 (en) Protecting circuit of over-loaded output power for audio amplipier
SU1141560A1 (en) Amplifying device with output protection check