JP4894865B2 - Bidirectional switch current detection circuit - Google Patents

Bidirectional switch current detection circuit Download PDF

Info

Publication number
JP4894865B2
JP4894865B2 JP2009029251A JP2009029251A JP4894865B2 JP 4894865 B2 JP4894865 B2 JP 4894865B2 JP 2009029251 A JP2009029251 A JP 2009029251A JP 2009029251 A JP2009029251 A JP 2009029251A JP 4894865 B2 JP4894865 B2 JP 4894865B2
Authority
JP
Japan
Prior art keywords
main
current
bidirectional switch
detection circuit
mirror
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
JP2009029251A
Other languages
Japanese (ja)
Other versions
JP2009103722A (en
Inventor
慎一郎 松永
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fuji Electric Co Ltd
Original Assignee
Fuji Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fuji Electric Co Ltd filed Critical Fuji Electric Co Ltd
Priority to JP2009029251A priority Critical patent/JP4894865B2/en
Publication of JP2009103722A publication Critical patent/JP2009103722A/en
Application granted granted Critical
Publication of JP4894865B2 publication Critical patent/JP4894865B2/en
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Images

Classifications

    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03KPULSE TECHNIQUE
    • H03K2217/00Indexing scheme related to electronic switching or gating, i.e. not by contact-making or -breaking covered by H03K17/00
    • H03K2217/0027Measuring means of, e.g. currents through or voltages across the switch
    • YGENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y02TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
    • Y02EREDUCTION OF GREENHOUSE GAS [GHG] EMISSIONS, RELATED TO ENERGY GENERATION, TRANSMISSION OR DISTRIBUTION
    • Y02E60/00Enabling technologies; Technologies with a potential or indirect contribution to GHG emissions mitigation
    • Y02E60/10Energy storage using batteries

Landscapes

  • Secondary Cells (AREA)
  • Measurement Of Current Or Voltage (AREA)

Description

この発明は、充電可能なバッテリのような直流電源の充放電電流を監視し、過大な充放電電流を遮断して直流電源を保護する双方向スイッチの電流検出回路に関し、特に双方向スイッチの電流を、双方向スイッチの電流路に直接、センス抵抗を挿入することなく低損失、高精度に検出する双方向スイッチの電流検出回路に関する。
なお、以下各図において同一の符号は同一もしくは相当部分を示す。
The present invention relates to a current detection circuit for a bidirectional switch that monitors a charging / discharging current of a DC power source such as a rechargeable battery and cuts off an excessive charging / discharging current to protect the DC power source. The present invention relates to a current detection circuit for a bidirectional switch that detects low-loss and high accuracy without inserting a sense resistor directly into the current path of the bidirectional switch.
In the following drawings, the same reference numerals denote the same or corresponding parts.

図3は従来のこの種の最も単純な電流測定回路の構成例を示す。同図においては測定対象の負荷電流Imを開閉する主スイッチとしてのMOSFETQ1と直列に高精度のセンス抵抗Rsを挿入しその両端に発生する電圧を観測することで電流を検出する。但し、この回路では被測定電流Imが特に大きい時にはセンス抵抗Rs部分の損失電力が大きくなり、問題となる。
一方、低損失に負荷電流Imを検出する装置として図4に示す装置がある。図4においては負荷電流Imを流す主スイッチとしてのNch・MOSFETQ1とゲート電位を同じくし、トランジスタのW長がFETQ1の1/nであるようなミラースイッチとしてのNch・MOSFETQ3を設けて電流ミラー回路を構成し、主FETQ1の両端に生じる電圧とミラーFETQ3の両端に生じる電圧とが等しくなるように高入力インピーダンスの素子(本例ではオベアンプOp1)を用いた負帰還回路によってオベアンプOp1の出力端子とミラーFETQ3のドレイン間に接続されたセンス抵抗Rsに正確にIm×(1/n)のミラー電流Isを流すようにしている。
ミラー電流Isは負荷電流Imに比較して充分に小さいため、ミラー電流Isを検出する際の損失は非常に小さい。出力インピーダンスの低い素子(本例ではオベアンプOp1)とセンス抵抗Rsによってミラー電流Isを正確に検出し、主FETQ1の電流Imを正確に検出することができる。
FIG. 3 shows an example of the configuration of the simplest conventional current measuring circuit of this type. In the figure, a current is detected by inserting a high-precision sense resistor Rs in series with a MOSFET Q1 as a main switch for opening and closing a load current Im to be measured, and observing a voltage generated at both ends thereof. However, in this circuit, when the current Im to be measured is particularly large, the power loss in the sense resistor Rs becomes large, which causes a problem.
On the other hand, there is an apparatus shown in FIG. 4 as an apparatus for detecting the load current Im with low loss. In FIG. 4, a current mirror circuit is provided by providing an Nch.MOSFET Q3 as a mirror switch having the same gate potential as that of the Nch MOSFET Q1 as a main switch through which the load current Im flows and having a W length of the transistor 1 / n that of the FET Q1. And the output terminal of the operational amplifier Op1 by a negative feedback circuit using a high input impedance element (the operational amplifier Op1 in this example) so that the voltage generated across the main FET Q1 and the voltage generated across the mirror FET Q3 are equal. The mirror current Is of exactly Im × (1 / n) is made to flow through the sense resistor Rs connected between the drains of the mirror FET Q3.
Since the mirror current Is is sufficiently smaller than the load current Im, the loss when detecting the mirror current Is is very small. The mirror current Is can be accurately detected by the element having a low output impedance (the operational amplifier Op1 in this example) and the sense resistor Rs, and the current Im of the main FET Q1 can be accurately detected.

しかし、図3、4に示した電流検出方式では主スイッチに流れる電流Imの方向は一定であり、このままでは充放電保護スイッチとしての双方向スイッチに流れるような両方向電流を検出できない。
図5はバッテリEの過大な充放電電流を遮断する充放電保護スイッチ(双方向スイッチ)の主スイッチ部分の通常の構成例を示す。同図においては元々寄生ダイオードを内蔵している2つのNch・MOSFETからなる主スイッチM1、M2が本例では各主スイッチM1、M2のソース端子が両端側となるように互いに逆極性に直列接続されてバッテリEの陰極側の充放電経路に挿入されている。
ここで、例えば主スイッチM1をオン、M2をオフに駆動すればバッテリEの充電電流を、また主スイッチM1をオフ、M2をオンに駆動すればバッテリEの放電電流をそれぞれ遮断することができる。
このような双方向スイッチを流れる両方向電流を検出する方式の例として特許文献1の開示がある。この方式では充放電電流の大きさによりこの電流路に挿入されたセンス抵抗の値が切り換わるような回路構成として、センス抵抗の電力損失を低減しながらセンス抵抗の両端電圧を検出するオペアンプが、そのオフセットの影響が少ない正確な電流検出電圧を得るようにしている。
However, in the current detection method shown in FIGS. 3 and 4, the direction of the current Im flowing through the main switch is constant, and thus the bidirectional current flowing through the bidirectional switch as the charge / discharge protection switch cannot be detected.
FIG. 5 shows a typical configuration example of a main switch portion of a charge / discharge protection switch (bidirectional switch) that cuts off an excessive charge / discharge current of the battery E. In the figure, main switches M1 and M2 each consisting of two Nch MOSFETs originally incorporating parasitic diodes are connected in series with opposite polarities so that the source terminals of the main switches M1 and M2 are at both ends in this example. And inserted into the charge / discharge path on the cathode side of the battery E.
Here, for example, if the main switch M1 is turned on and M2 is turned off, the charging current of the battery E can be cut off, and if the main switch M1 is turned off and M2 is driven on, the discharging current of the battery E can be cut off. .
As an example of a method for detecting a bidirectional current flowing through such a bidirectional switch, there is a disclosure of Patent Document 1. In this method, an operational amplifier that detects the voltage across the sense resistor while reducing the power loss of the sense resistor as a circuit configuration in which the value of the sense resistor inserted in the current path is switched depending on the magnitude of the charge / discharge current, An accurate current detection voltage with little influence of the offset is obtained.

また、特許文献2には充電電流及び放電電流の検出が同一の動作条件で行えるようにし、増幅回路の特性要因が充電電流及び放電電流の検出時に同じように影響してその正確な比較が可能で、オフセット調整も容易な充放電電流検出回路が開示されている。   Further, Patent Document 2 enables detection of charging current and discharging current under the same operating conditions, and the characteristic factor of the amplifier circuit similarly affects the detection of charging current and discharging current, enabling accurate comparison. Thus, a charge / discharge current detection circuit that is easy to adjust offset is disclosed.

特開平11−69635号公報JP 11-69635 A 特開2003―215172号公報JP 2003-215172 A

しかしながら、特許文献1の方式はセンス抵抗の損失を抑え、且つセンス電圧を高めるために装置の電流出力仕様に応じてセンス抵抗値を選択する必要があるという問題があり、また特許文献1の方式には充放電電流路に挿入されているセンス抵抗部分の損失が依然、問題として残っている。
本発明はこれらの問題を解消し、低損失で正確にかつ簡単な回路で充放電電流を検出できる双方向スイッチの電流検出回路を提供することを課題とする。
However, the method of Patent Document 1 has a problem that it is necessary to select a sense resistance value according to the current output specification of the device in order to suppress the loss of the sense resistor and increase the sense voltage. However, the loss of the sense resistor portion inserted in the charge / discharge current path still remains as a problem.
It is an object of the present invention to provide a current detection circuit for a bidirectional switch that solves these problems and can accurately detect a charge / discharge current with a simple circuit with low loss.

上記の課題を解決するために請求項1の双方向スイッチの電流検出回路は、対向する極性で直列接続され双方向スイッチを構成する2つの主トランジスタ(M1、M2)、この各主トランジスタとそれぞれ制御電極(ゲートG1、G2など)が結合され、前記直列接続に対応するように対向する極性で直列接続され、それぞれ対応する前記主トランジスタと対応する主電極(ソース、ドレインなどの)同士の電位を等しくした条件下で対応する主トランジスタを流れる電流より小さい所定のミラー比率の電流を流すように形成された2つのミラートランジスタ(M3、M4)を備え、
前記主トランジスタの直列接続とミラートランジスタの直列接続との互いに対応する一端(一方のソースなど)が共に主直流電源(バッテリEなど)の一方の電極(陰極など)に接続されて、前記主トランジスタの直列接続が前記主直流電源の電流路に挿入され、
さらに前記2つの直列接続の他端(他方のソースなど)の電位をそれぞれ高入力インピーダンスで入力し、この2つの電位を等しくするように前記ミラートランジスタの直列接続の他端にセンス抵抗(Rs)を介し前記ミラー比率の電流を入出力する帰還増幅手段を備え、
前記センス抵抗の両端電圧から前記双方向スイッチの電流を(電圧差分器11等を介して)検出するようにする。
In order to solve the above problems, the current detection circuit of the bidirectional switch according to claim 1 includes two main transistors (M1, M2) connected in series with opposite polarities to constitute the bidirectional switch, Control electrodes (gates G1, G2, etc.) are coupled and connected in series with opposite polarities so as to correspond to the series connection, and the potentials between the main electrodes (source, drain, etc.) corresponding to the corresponding main transistor respectively. Two mirror transistors (M3, M4) formed to flow a current having a predetermined mirror ratio smaller than the current flowing through the corresponding main transistor under equal conditions
One end (one source or the like) corresponding to the series connection of the main transistor and the series connection of the mirror transistor are both connected to one electrode (cathode or the like) of a main DC power source (battery E or the like). Is inserted in the current path of the main DC power supply,
Further, the potentials of the other ends (such as the other source) of the two series connections are input with a high input impedance, and a sense resistor (Rs) is connected to the other end of the series connection of the mirror transistors so that the two potentials are equal. Feedback amplifying means for inputting and outputting the current of the mirror ratio through
The current of the bidirectional switch is detected from the voltage across the sense resistor (via the voltage difference unit 11 or the like).

また請求項2の双方向スイッチの電流検出回路は、請求項1に記載の双方向スイッチの電流検出回路において、前記帰還増幅手段は、自身の正負の入力端子がそれぞれ前記2つの直列接続の他端に接続され、自身の出力端子が前記センス抵抗の非ミラートランジスタ側に接続され、前記主直流電源の前記した一方の電極の電位に対しそれぞれ正負の電位をもつ2つの電源(VDD、−VDD)から給電されるオペアンプ(Op1)からなるようにする。
また請求項3の双方向スイッチの電流検出回路は、請求項1または2に記載の双方向スイッチの電流検出回路において、前記4つのトランジスタが同一チャネル型のMOSFETからなるようにする。
また請求項4の双方向スイッチの電流検出回路は、請求項3に記載の双方向スイッチの電流検出回路において、前記4つのトランジスタがNチャネルMOSFETからなり、前記2つの直列接続の互いに対応する一端が共に前記主直流電源の陰極に接続されてなるようにする。
また請求項5の双方向スイッチの電流検出回路は、請求項3に記載の双方向スイッチの電流検出回路において、前記4つのトランジスタがPチャネルMOSFETからなり、前記2つの直列接続の互いに対応する一端が共に前記主直流電源の陽極に接続されてなるようにする。
The bidirectional switch current detection circuit according to claim 2 is the bidirectional switch current detection circuit according to claim 1, wherein the feedback amplification means has its positive and negative input terminals in addition to the two series connections. Two power sources (VDD, −VDD) having their own output terminals connected to the non-mirror transistor side of the sense resistor and having positive and negative potentials relative to the potential of the one electrode of the main DC power source, respectively. ) Is supplied from an operational amplifier (Op1).
A bidirectional switch current detection circuit according to a third aspect of the present invention is the bidirectional switch current detection circuit according to the first or second aspect, wherein the four transistors are formed of the same channel type MOSFET.
The bidirectional switch current detection circuit according to claim 4 is the bidirectional switch current detection circuit according to claim 3, wherein the four transistors are N-channel MOSFETs, and the two serially connected one ends are connected to each other. Are connected to the cathode of the main DC power source.
The bidirectional switch current detection circuit according to claim 5 is the bidirectional switch current detection circuit according to claim 3, wherein the four transistors are P-channel MOSFETs, and the two serially connected one ends are connected to each other. Are connected to the anode of the main DC power source.

また請求項6の双方向スイッチの電流検出回路は、請求項1ないし5のいずれかに記載の双方向スイッチの電流検出回路において、少なくとも前記4つのトランジスタおよび帰還増幅手段が、半導体集積回路からなるようにする。
本発明の作用は以下の如くである。
双方向主スイッチを構成する2つの主トランジスタにそれぞれ、主トランジスタの電流に対し所定のミラー比をもつ小電流(ミラー電流)を流すように構成したミラートランジスタを組合わせてなる双方向ミラースイッチと、正負2電源から給電されて双方向主スイッチと双方向ミラースイッチとの両端電圧を等しくするように双方向ミラースイッチにセンス抵抗を介してミラー電流を入出力し帰還増幅回路を構成するオペアンプとを設け、センス抵抗の両端電圧からミラー電流、従って双方向主スイッチの電流を、簡単な回路で、低損失、高精度に測定する。
The bidirectional switch current detection circuit according to claim 6 is the bidirectional switch current detection circuit according to any one of claims 1 to 5, wherein at least the four transistors and the feedback amplification means are formed of a semiconductor integrated circuit. Like that.
The operation of the present invention is as follows.
A bidirectional mirror switch comprising a combination of mirror transistors each configured to cause a small current (mirror current) having a predetermined mirror ratio to flow in the main transistor current to each of the two main transistors constituting the bidirectional main switch; An operational amplifier that forms a feedback amplifier circuit by inputting and outputting mirror current to and from the bidirectional mirror switch through a sense resistor so as to equalize the voltage across the bidirectional main switch and bidirectional mirror switch by being fed from two positive and negative power sources. The mirror current from the voltage across the sense resistor, and thus the bidirectional main switch current, is measured with a simple circuit with low loss and high accuracy .

本発明によれば、バッテリなどの直流電源の過大な充放電電流を遮断する等の役割を持つ双方向主スイッチに、この双方向主スイッチの電流に対し所定のミラー比をもつ小電流(ミラー電流)を流すように構成した双方向ミラースイッチを組合わせたうえ、正負2電源から給電されて双方向主スイッチと双方向ミラースイッチとの両端電圧を等しくするように双方向ミラースイッチにセンス抵抗を介してミラー電流を流すオペアンプを設け、センス抵抗の両端電圧からミラー電流、従って双方向主スイッチ電流を測定するようにしたので、
電流検出回路を簡単にしながら、高精度、低損失に双方向主スイッチ電流(バッテリ充放電電流)を検出することができる。
According to the present invention, a bidirectional main switch having a role of cutting off an excessive charging / discharging current of a DC power source such as a battery has a small current (mirror) having a predetermined mirror ratio with respect to the current of the bidirectional main switch. In addition to the combination of bidirectional mirror switches configured to flow current), the bidirectional mirror switch has a sense resistor so that the voltage at both ends of the bidirectional main switch and bidirectional mirror switch is equalized by being fed from two positive and negative power sources. An operational amplifier that passes the mirror current through is provided, and the mirror current and therefore the bidirectional main switch current are measured from the voltage across the sense resistor.
While simplifying the current detection circuit, the bidirectional main switch current (battery charge / discharge current) can be detected with high accuracy and low loss .

本発明の一実施例としての構成を示す回路図である。It is a circuit diagram which shows the structure as one Example of this invention. 図1における寄生ダイオード通電モードの説明図である。It is explanatory drawing of the parasitic diode energization mode in FIG. 従来の電流検出回路の例を示す図である。It is a figure which shows the example of the conventional current detection circuit. 従来の電流検出回路の他の例を示す図である。It is a figure which shows the other example of the conventional current detection circuit. 双方向スイッチの構成例を示す回路図である。It is a circuit diagram which shows the structural example of a bidirectional switch.

図1は本発明の一実施例としての構成を示す回路図である。図1においては図5と同様な双方向主スイッチを構成するNch・MOSFETからなる主スイッチM1、M2の直列接続に対し並列に互いに逆極性に直列接続され、且つ主スイッチM1、M2とそれぞれゲート電圧を同じくして主スイッチM1、M2のミラー回路を構成するNch・MOSFETからなるミラースイッチM3、M4が設けられている。なお、ここではミラースイッチM3とM4の直列接続を双方向ミラースイッチとも呼ぶ。
なお、主スイッチM1、M2は厳密にはそれぞれNch・MOSFETQ1、Q2とその寄生ダイオードD1、D2からなり、同じくミラースイッチM3、M4はそれぞれNch・MOSFETQ3、Q4とその寄生ダイオードD3、D4からなる。
本例では主スイッチM1とミラースイッチM3とのソース端子(c点)がバッテリEの陰極に接続されてグランド電位に維持され、主スイッチM2のソース端子(a点)が負側の外部端子VB−に接続されている。なお、バッテりEの陽極端子は正側の外部端子VB+に接続されており、外部端子VB+とVB−の間にはバッテりEの充電時には図外の充電装置が(その正極側が外部端子VB+側となるように)接続され、バッテりEの放電時には図外の負荷が接続されることになる。
FIG. 1 is a circuit diagram showing a configuration as one embodiment of the present invention. In FIG. 1, the main switches M1 and M2 composed of Nch MOSFETs constituting the bidirectional main switch similar to FIG. 5 are connected in series with the opposite polarity in parallel to each other, and the main switches M1 and M2 are gated respectively. There are provided mirror switches M3 and M4 composed of Nch.MOSFETs which form the mirror circuit of the main switches M1 and M2 with the same voltage. Here, the series connection of the mirror switches M3 and M4 is also referred to as a bidirectional mirror switch.
Strictly speaking, the main switches M1 and M2 are composed of Nch MOSFETs Q1 and Q2 and their parasitic diodes D1 and D2, respectively. Similarly, the mirror switches M3 and M4 are composed of Nch MOSFETs Q3 and Q4 and their parasitic diodes D3 and D4, respectively.
In this example, the source terminals (point c) of the main switch M1 and the mirror switch M3 are connected to the cathode of the battery E and maintained at the ground potential, and the source terminal (point a) of the main switch M2 is the negative external terminal VB. Connected to-. The anode terminal of the battery E is connected to the positive external terminal VB +, and a battery charger (not shown) is connected between the external terminals VB + and VB− when the battery E is charged (the positive electrode side is the external terminal VB +). When the battery E is discharged, a load (not shown) is connected.

一方、主スイッチM2のソース端子(a点)とミラースイッチM4のソース端子(b点)には、この各ソース端子(点a、b)の電圧をそれぞれ(+)入力端子と(−)入力端子に高入力インピーダンスで入力し、この2つのソース端子電圧の偏差を増幅すると共にこの偏差を0とするようにセンス抵抗Rsを介してミラースイッチM3、M4の直列接続に低出力インピーダンスで電流を流すオペアンプOp1が設けられている。
図1の回路ではバッテリEの充電時には外部端子(VB+)→バッテリE→主スイッチM1→同M2→外部端子(VB−)の経路で充電電流が流れ、グランド電位(c点)に対しa点の電位は負となり、バッテリEの放電時には外部端子(VB−)→主スイッチM2→同M1→バッテリE→(VB+)の経路で放電電流が流れ、グランド電位(c点)に対しa点の電位は正となる。
帰還増幅動作を行うオペアンプOp1は、充電時も放電時も点a、b間の電位を等しくするよう動作する必要があり、従ってオペアンプOp1は、バッテリEの充電時にはセンス抵抗Rsを介してミラースイッチM3、M4から電流を吸い込み、バッテリEの放電時にはセンス抵抗Rsを介してミラースイッチM3、M4へ電流を流し込む必要がある。つまり、オペアンプOp1の出力電圧はバッテリEの充電時にはグランド電位(c点)に対し負電圧となり、バッテリEの放電時には同じく正電圧となる必要がある。
On the other hand, for the source terminal (point a) of the main switch M2 and the source terminal (point b) of the mirror switch M4, the voltages of the source terminals (points a and b) are respectively input to the (+) input terminal and the (-) input. A high input impedance is input to the terminal, and a current is applied to the series connection of the mirror switches M3 and M4 via the sense resistor Rs so as to amplify the deviation between the two source terminal voltages and to make this deviation zero. An operational amplifier Op1 is provided.
In the circuit of FIG. 1, when the battery E is charged, a charging current flows through the path of the external terminal (VB +) → the battery E → the main switch M1 → the same M2 → the external terminal (VB−), and the point a with respect to the ground potential (point c). When the battery E is discharged, a discharge current flows through the path of the external terminal (VB−) → the main switch M2 → the same M1 → the battery E → (VB +). The potential becomes positive.
The operational amplifier Op1 that performs the feedback amplification operation needs to operate so that the potentials between the points a and b are equal during charging and discharging. Therefore, the operational amplifier Op1 is mirror-switched via the sense resistor Rs when the battery E is charged. It is necessary to sink current from M3 and M4, and to flow current to the mirror switches M3 and M4 via the sense resistor Rs when the battery E is discharged. That is, the output voltage of the operational amplifier Op1 needs to be a negative voltage with respect to the ground potential (point c) when the battery E is charged, and also needs to be a positive voltage when the battery E is discharged.

従って本発明ではオペアンプOp1に供給する電源電圧は、通常使用時の0電位(0V)と正電圧(VDD)ではなく、負電圧(−VDD)と正電圧(VDD)のような正負2電源を用いることで、オペアンプOp1の出力電圧範囲が0Vを挟む正負両電圧範囲に跨がるようする。この場合、外部から正電圧しか供給されない場合には、負電圧を得るために内部に別のバッテリを用いるか、もしくは正電圧から負電圧を発生させる電源回路を内蔵させる。
図1においては、センス抵抗Rsの両端電圧の差分を電圧差分器11によって求めることにより、センス抵抗Rsの電流、従って主スイッチM1、M2を通過する電流を計測することができる。この際、上記差分電圧の極性をみることで主スイッチの電流方向も検出でき、充電状態か放電状態かも判定可能である。
そして、計測された電流(電圧差分器11の出力で、本例では電流計測値11aとして別にも出力されている)をコンパレータ12によって所定値と比較し、計測された電流が所定の電流値を越えた場合はコンパレータ12の出力によってゲート制御回路13を介して双方向主スイッチ(及びミラースイッチ)のゲートG1、G2を制御し、双方向スイッチを切るように制御することができる。
Therefore, in the present invention, the power supply voltage supplied to the operational amplifier Op1 is not a zero potential (0V) and a positive voltage (VDD) during normal use, but a positive and negative power supply such as a negative voltage (−VDD) and a positive voltage (VDD). By using it, the output voltage range of the operational amplifier Op1 extends over both positive and negative voltage ranges sandwiching 0V. In this case, when only a positive voltage is supplied from the outside, another battery is used inside to obtain a negative voltage, or a power supply circuit for generating a negative voltage from the positive voltage is incorporated.
In FIG. 1, the voltage difference unit 11 obtains the difference between the voltages at both ends of the sense resistor Rs, thereby measuring the current of the sense resistor Rs, and hence the current passing through the main switches M1 and M2. At this time, the current direction of the main switch can also be detected by looking at the polarity of the differential voltage, and it can be determined whether the charging state or the discharging state.
Then, the measured current (the output of the voltage differentiator 11, which is output separately as the current measurement value 11a in this example) is compared with a predetermined value by the comparator 12, and the measured current is changed to a predetermined current value. When exceeding, the gates G1 and G2 of the bidirectional main switch (and mirror switch) can be controlled by the output of the comparator 12 via the gate control circuit 13, and the bidirectional switch can be turned off.

例えば、外部回路のショート等により過大な放電電流が流れた時には、ゲートG2(従ってスイッチM2、M4)をオン側に駆動したままゲートG1(従ってスイッチM1、M3)をオフ側に駆動し、あるいはバッテリEが破壊されて短絡状態になった場合などには、ゲートG1(従ってスイッチM1、M3)をオン側に駆動したままゲートG2(従ってスイッチM2、M4)をオフ側に駆動して過大電流を阻止することができる。
本発明においては従来、考慮されていなかった主スイッチの寄生ダイオードに流れる過電流も検出して遮断することができる。図2(a)、(b)はこのような通電モードの説明図である。なお、図2では簡単のため図1の双方向主スイッチM1、M2側のみを示している。
即ち、図2(a)は過放電禁止、充電可能モード、つまりゲートG1がオフ側に、ゲートG2がオン側にそれぞれ駆動されている状態にあり、放電電流は阻止されているが充電側の電流は主スイッチM1の寄生ダイオードD1→主スイッチM2の経路で流れることが可能である。
この寄生ダイオードD1を流れる電流は、同時に双方向主スイッチと並列の双方向ミラースイッチ側の寄生ダイオードD3→ミラースイッチM4(図1参照)の経路でセンス抵抗Rsに流れる電流によって検出可能であり、この寄生ダイオードD1の過電流はさらにゲートG2をオフに駆動することで遮断することができる。
For example, when an excessive discharge current flows due to a short circuit of an external circuit or the like, the gate G1 (and therefore the switches M1 and M3) is driven to the off side while the gate G2 (and therefore the switches M2 and M4) are driven to the on side, or When the battery E is destroyed and short-circuited, the gate G1 (and therefore the switches M1 and M3) is driven on while the gate G2 (and therefore the switches M2 and M4) are driven off and an excessive current is generated. Can be prevented.
In the present invention, an overcurrent flowing through a parasitic diode of the main switch, which has not been considered in the past, can also be detected and cut off. FIGS. 2A and 2B are explanatory diagrams of such energization mode. In FIG. 2, only the bidirectional main switches M1 and M2 in FIG. 1 are shown for simplicity.
That is, FIG. 2A shows an overdischarge prohibited and chargeable mode, that is, the gate G1 is driven to the off side and the gate G2 is driven to the on side. The current can flow through the path of the parasitic diode D1 → the main switch M2 of the main switch M1.
The current flowing through the parasitic diode D1 can be detected by the current flowing through the sense resistor Rs along the path of the parasitic diode D3 on the side of the bidirectional mirror switch in parallel with the bidirectional main switch and the mirror switch M4 (see FIG. 1). The overcurrent of the parasitic diode D1 can be blocked by further driving the gate G2 off.

同様に、図2(b)は過充電禁止、放電可能モード、つまりゲートG1がオン側に、ゲートG2がオフ側にそれぞれ駆動されている状態にあり、充電電流は阻止されているが放電側の電流は主スイッチM2の寄生ダイオードD2→主スイッチM1の経路で流れることが可能である。
この寄生ダイオードD2を流れる電流も、同時に双方向主スイッチと並列の双方向ミラースイッチ側の寄生ダイオードD4→ミラースイッチM3(図1参照)の経路へセンス抵抗Rsから流れる電流によって検出可能であり、この寄生ダイオードD2の過電流はさらにゲートG1をオフに駆動することで遮断することができる。
なおこの場合、寄生ダイオードの電流特性をミラー経路と主経路とでミラー比率に等しくするために、このミラー経路と主経路にそれぞれ対応するソース領域とドレイン領域の面積および基板コンタクト領域の面積を正確にミラー比率にする。
即ち、トランジスタQ1とQ3(およびQ2とQ4)の電流特性を互いに比例させるのであればW長をミラー比率に合致させることが重要であるが、寄生ダイオードD1とD3(およびD2とD4)の電流特性を互いに比例させるためには、PN接合の対向面積をミラー比率に合致させることが重要になる。
Similarly, FIG. 2B shows the overcharge prohibited and dischargeable mode, that is, the state where the gate G1 is driven to the on side and the gate G2 is driven to the off side, respectively, and the charging current is blocked but the discharging side. Current can flow through the path of the parasitic diode D2 → main switch M1 of the main switch M2.
The current flowing through the parasitic diode D2 can also be detected by the current flowing from the sense resistor Rs to the path of the parasitic diode D4 in parallel to the bidirectional main switch and the mirror switch M3 (see FIG. 1). The overcurrent of the parasitic diode D2 can be further blocked by driving the gate G1 off.
In this case, in order to make the current characteristics of the parasitic diode equal to the mirror ratio between the mirror path and the main path, the area of the source region and the drain region and the area of the substrate contact region corresponding to the mirror path and the main path are accurately determined. To mirror ratio.
That is, if the current characteristics of the transistors Q1 and Q3 (and Q2 and Q4) are proportional to each other, it is important to match the W length to the mirror ratio, but the currents of the parasitic diodes D1 and D3 (and D2 and D4) In order to make the characteristics proportional to each other, it is important to match the opposing area of the PN junction with the mirror ratio.

完全にミラー比率に合致したダイオード特性が得られれば、ダイオードD1とD3のそれぞれの両端子にかかる印加電圧(またはダイオードD2とD4のそれぞれの両端子にかかる印加電圧)が同一である場合、各ダイオード電流もミラー比率に等しくなるため、トランジスタがオフしていてもミラー経路電流は主経路の電流と比例する。
双方向スイッチは図1に示されたようなドレインを共通にして、ソースが外部端子につながるタイプだけでなく、ソースを共通にしてドレインを外部端子につなげるタイプも可能である。またバッテリEの陰極側にNch双方向スイッチを挿入するタイプだけでなくバッテリEの陽極側にPch双方向スイッチを挿入することも可能である。
なお、双方向スイッチの一端をバッテリEの陽極側に接続した場合、オペアンプOp1の電源VDD、−VDDはバッテリEの陽極の電位に対しそれぞれ正、負の電位を持つものとする必要がある。
If diode characteristics that completely match the mirror ratio are obtained, the applied voltages applied to both terminals of the diodes D1 and D3 (or applied voltages applied to both terminals of the diodes D2 and D4) are the same. Since the diode current is also equal to the mirror ratio, the mirror path current is proportional to the main path current even if the transistor is off.
The bidirectional switch is not limited to a type in which the drain is shared as shown in FIG. 1 and the source is connected to the external terminal, but a type in which the source is connected in common and the drain is connected to the external terminal is also possible. In addition to the type in which the Nch bidirectional switch is inserted on the cathode side of the battery E, it is possible to insert the Pch bidirectional switch on the anode side of the battery E.
When one end of the bidirectional switch is connected to the anode side of the battery E, the power supply VDD and −VDD of the operational amplifier Op1 needs to have positive and negative potentials with respect to the potential of the anode of the battery E, respectively.

E バッテリ
M1、M2 主スイッチ
M3、M4 ミラースイッチ
Q1、Q2 主MOSFET
Q3、Q4 ミラーMOSFET
D1、D2 主MOSFETの寄生ダイオード
D3、D4 ミラーMOSFETの寄生ダイオード
Rs センス抵抗
Op1 オペアンプ
VDD、−VDD オペアンプの電源
11 電圧差分器
11a 電流計測値
12 コンパレータ
13 ゲート制御回路
G1 主スイッチM1とミラースイッチM3のゲート
G2 主スイッチM2とミラースイッチM4のゲート
VB+、VB− 外部端子
E Battery M1, M2 Main switch M3, M4 Mirror switch Q1, Q2 Main MOSFET
Q3, Q4 mirror MOSFET
D1, D2 Parasitic diode of main MOSFET D3, D4 Parasitic diode of mirror MOSFET Rs Sense resistor Op1 Operational amplifier VDD, power supply of operational amplifier 11 Voltage difference 11a Current measurement value 12 Comparator 13 Gate control circuit G1 Main switch M1 and mirror switch M3 Gate G2 Main switch M2 and mirror switch M4 gate VB +, VB- External terminal

Claims (6)

対向する極性で直列接続され双方向スイッチを構成する2つの主トランジスタ、この各主トランジスタとそれぞれ制御電極が結合され、前記直列接続に対応するように対向する極性で直列接続され、それぞれ対応する前記主トランジスタと対応する主電極同士の電位を等しくした条件下で対応する主トランジスタを流れる電流より小さい所定のミラー比率の電流を流すように形成された2つのミラートランジスタを備え、
前記主トランジスタの直列接続とミラートランジスタの直列接続との互いに対応する一端が共に主直流電源の一方の電極に接続されて、前記主トランジスタの直列接続が前記主直流電源の電流路に挿入され、
さらに前記2つの直列接続の他端の電位をそれぞれ高入力インピーダンスで入力し、この2つの電位を等しくするように前記ミラートランジスタの直列接続の他端にセンス抵抗を介し前記ミラー比率の電流を入出力する帰還増幅手段を備え、
前記センス抵抗の両端電圧から前記双方向スイッチの電流を検出することを特徴とする双方向スイッチの電流検出回路。
Two main transistors that are connected in series with opposite polarities to form a bidirectional switch, each main transistor and the control electrode are coupled to each other, and are connected in series with opposite polarities so as to correspond to the series connection. Two mirror transistors formed so as to flow a current having a predetermined mirror ratio smaller than the current flowing through the corresponding main transistor under the condition that the potentials of the main electrodes corresponding to the main transistor are equal;
One end corresponding to the series connection of the main transistor and the series connection of the mirror transistor are both connected to one electrode of the main DC power supply, the series connection of the main transistor is inserted into the current path of the main DC power supply,
Further, the potentials at the other ends of the two series connections are respectively input with a high input impedance, and the current at the mirror ratio is input to the other end of the series connection of the mirror transistors via a sense resistor so as to equalize the two potentials. Provide feedback amplification means to output,
A bidirectional switch current detection circuit that detects a current of the bidirectional switch from a voltage across the sense resistor.
請求項1に記載の双方向スイッチの電流検出回路において、
前記帰還増幅手段は、自身の正負の入力端子がそれぞれ前記2つの直列接続の他端に接続され、自身の出力端子が前記センス抵抗の非ミラートランジスタ側に接続され、前記主直流電源の前記した一方の電極の電位に対しそれぞれ正負の電位をもつ2つの電源から給電されるオペアンプからなることを特徴とする双方向スイッチの電流検出回路。
In the current detection circuit of the bidirectional switch according to claim 1,
The feedback amplification means has its own positive / negative input terminal connected to the other end of the two series connections, its own output terminal connected to the non-mirror transistor side of the sense resistor, and the main DC power supply described above. A bidirectional switch current detection circuit comprising an operational amplifier fed from two power sources each having a positive and negative potential with respect to the potential of one electrode.
請求項1または2に記載の双方向スイッチの電流検出回路において、 前記4つのトランジスタが同一チャネル型のMOSFETからなることを特徴とする双方向スイッチの電流検出回路。   3. The bidirectional switch current detection circuit according to claim 1, wherein the four transistors are MOSFETs of the same channel type. 4. 請求項3に記載の双方向スイッチの電流検出回路において、
前記4つのトランジスタがNチャネルMOSFETからなり、前記2つの直列接続の互いに対応する一端が共に前記主直流電源の陰極に接続されてなることを特徴とする双方向スイッチの電流検出回路。
In the current detection circuit of the bidirectional switch according to claim 3,
A bidirectional switch current detection circuit, wherein the four transistors are N-channel MOSFETs, and the corresponding one ends of the two series connections are connected to the cathode of the main DC power supply.
請求項3に記載の双方向スイッチの電流検出回路において、
前記4つのトランジスタがPチャネルMOSFETからなり、前記2つの直列接続の互いに対応する一端が共に前記主直流電源の陽極に接続されてなることを特徴とする双方向スイッチの電流検出回路。
In the current detection circuit of the bidirectional switch according to claim 3,
A bidirectional switch current detection circuit, wherein the four transistors are P-channel MOSFETs, and one end of the two serial connections corresponding to each other is connected to the anode of the main DC power supply.
少なくとも前記4つのトランジスタおよび帰還増幅手段が、半導体集積回路からなることを特徴とする請求項1ないし5のいずれかに記載の双方向スイッチの電流検出回路。
6. The bidirectional switch current detection circuit according to claim 1, wherein at least the four transistors and the feedback amplifying means comprise a semiconductor integrated circuit.
JP2009029251A 2009-02-12 2009-02-12 Bidirectional switch current detection circuit Expired - Fee Related JP4894865B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP2009029251A JP4894865B2 (en) 2009-02-12 2009-02-12 Bidirectional switch current detection circuit

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2009029251A JP4894865B2 (en) 2009-02-12 2009-02-12 Bidirectional switch current detection circuit

Related Parent Applications (1)

Application Number Title Priority Date Filing Date
JP2003403308A Division JP4288590B2 (en) 2003-12-02 2003-12-02 Bidirectional switch current detection circuit

Publications (2)

Publication Number Publication Date
JP2009103722A JP2009103722A (en) 2009-05-14
JP4894865B2 true JP4894865B2 (en) 2012-03-14

Family

ID=40705496

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2009029251A Expired - Fee Related JP4894865B2 (en) 2009-02-12 2009-02-12 Bidirectional switch current detection circuit

Country Status (1)

Country Link
JP (1) JP4894865B2 (en)

Families Citing this family (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN103906348B (en) * 2010-12-03 2017-11-24 株式会社村田制作所 Electronic equipment
JP6063713B2 (en) * 2012-11-08 2017-01-18 ルネサスエレクトロニクス株式会社 Battery protection system
DE102014202617A1 (en) * 2014-02-13 2015-08-13 Robert Bosch Gmbh Method and device for measuring a battery cell current
US9863982B2 (en) * 2015-09-30 2018-01-09 Qualcomm Incorporated Bi-directional current sensing circuit
CN106841764B (en) * 2016-12-28 2019-07-19 东莞泰克威科技有限公司 A method of output electric current measure is realized using MOSFET pipe internal resistance
JP7295775B2 (en) * 2019-10-09 2023-06-21 ルネサスエレクトロニクス株式会社 semiconductor equipment

Family Cites Families (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6483156A (en) * 1987-09-25 1989-03-28 Hitachi Ltd Detecting circuit of current
JPH07229928A (en) * 1994-02-17 1995-08-29 Nissan Motor Co Ltd Apparatus for detecting current
JPH08103027A (en) * 1994-09-30 1996-04-16 Sony Corp Detector for battery pack state
JP3273714B2 (en) * 1995-06-30 2002-04-15 松下電器産業株式会社 Battery protection device
JPH0949858A (en) * 1995-08-07 1997-02-18 Nippon Motorola Ltd Current detection and control circuit and pattern layout method
JPH09289738A (en) * 1996-02-22 1997-11-04 Hitachi Metals Ltd Battery monitoring circuit
JP2003232816A (en) * 2002-02-08 2003-08-22 Seiko Instruments Inc Current detection circuit

Also Published As

Publication number Publication date
JP2009103722A (en) 2009-05-14

Similar Documents

Publication Publication Date Title
JP4288590B2 (en) Bidirectional switch current detection circuit
KR100352405B1 (en) Charge/discharge control circuit and chargeable electric power source apparatus
US8274259B2 (en) Method and charge-up circuit capable of adjusting charge-up current
TWI485910B (en) Secondary battery monitoring device and battery kit
JP5592073B2 (en) Bidirectional switch current detection circuit
JP4894865B2 (en) Bidirectional switch current detection circuit
US10594146B2 (en) Battery control circuit for multiple cells employing level shift circuits to avoid fault
JP3872476B2 (en) Charge / discharge control circuit and rechargeable power supply
CN109888855B (en) Charge-discharge control device and battery device
JP5605143B2 (en) Current control circuit
KR20150130935A (en) Charge and discharge control circuit and battery device
KR101751547B1 (en) Output circuit, temperature switch ic, and battery pack
US7173476B2 (en) Semiconductor integrated circuit device
JP3434760B2 (en) Charge / discharge control circuit and rechargeable power supply
JP3434759B2 (en) Charge / discharge control circuit and rechargeable power supply
CN112114257A (en) Voltage-current conversion circuit and charge-discharge control device
JP2003061252A (en) Charge/discharge control circuit and rechargeable power supply unit
JP2023147174A (en) Voltage detection circuit, charge control circuit, charging and discharge control circuit, and semiconductor device

Legal Events

Date Code Title Description
A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20090212

A711 Notification of change in applicant

Free format text: JAPANESE INTERMEDIATE CODE: A712

Effective date: 20091112

A711 Notification of change in applicant

Free format text: JAPANESE INTERMEDIATE CODE: A712

Effective date: 20110422

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20111129

A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20111212

R150 Certificate of patent or registration of utility model

Free format text: JAPANESE INTERMEDIATE CODE: R150

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20150106

Year of fee payment: 3

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

LAPS Cancellation because of no payment of annual fees