JP4811720B2 - Electronic transformer - Google Patents

Electronic transformer Download PDF

Info

Publication number
JP4811720B2
JP4811720B2 JP2006121254A JP2006121254A JP4811720B2 JP 4811720 B2 JP4811720 B2 JP 4811720B2 JP 2006121254 A JP2006121254 A JP 2006121254A JP 2006121254 A JP2006121254 A JP 2006121254A JP 4811720 B2 JP4811720 B2 JP 4811720B2
Authority
JP
Japan
Prior art keywords
mosfet
gate
terminal
connection
load
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
JP2006121254A
Other languages
Japanese (ja)
Other versions
JP2007267580A (en
Inventor
守男 佐藤
Original Assignee
大平電子株式会社
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 大平電子株式会社 filed Critical 大平電子株式会社
Priority to JP2006121254A priority Critical patent/JP4811720B2/en
Publication of JP2007267580A publication Critical patent/JP2007267580A/en
Application granted granted Critical
Publication of JP4811720B2 publication Critical patent/JP4811720B2/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Landscapes

  • Ac-Ac Conversion (AREA)

Description

本発明はスイッチング電源に関し、特に交流電流を直接スイッチングする電源に関する。  The present invention relates to a switching power supply, and more particularly to a power supply that directly switches an alternating current.

商用のAC100Vから絶縁された交流電圧を作る最も簡単な方法はACトランスを用いることであるが、トランスのサイズを小さくするために、図6に示したように交流をいったん直流に変換してその直流をスイッチングして高周波電流を作り、高周波用のトランスを介して絶縁された電圧を作る方法がとられている。このトランスを電子トランスと呼んでいる。
従来の電子トランスはブリッジ整流器によって交流をいったん直流に交換しているが、ブリッジ整流器による電圧ドロップが約2Vになり、これが電子トランスの効率を下げている原因の1つになっている。
The simplest way to create an AC voltage insulated from commercial AC100V is to use an AC transformer. To reduce the size of the transformer, the AC is once converted to DC as shown in FIG. A method is used in which a high frequency current is generated by switching direct current and an insulated voltage is generated through a high frequency transformer. This transformer is called an electronic transformer.
In the conventional electronic transformer, the alternating current is once exchanged into the direct current by the bridge rectifier, but the voltage drop by the bridge rectifier becomes about 2V, which is one of the causes of reducing the efficiency of the electronic transformer.

本発明は、交流をいったん直流にすることなく、交流を直接スイッチングすることによって、従来効率をを下げていたブリッジ整流器の損失をゼロにすることを目的としている。  An object of the present invention is to eliminate the loss of the bridge rectifier, which has conventionally reduced the efficiency, by directly switching the alternating current without first turning the alternating current into a direct current.

本発明は、交流を直接スイッチングするために、2つのMOSFETからなる双方向スイッチを2つ用いて、交流の正弦波の正負を検出して得られる信号と高周波の信号を合成してMOSFETのゲートに加えることを特徴としている。  In the present invention, in order to directly switch alternating current, two bidirectional switches composed of two MOSFETs are used to synthesize a signal obtained by detecting the positive / negative of an alternating sine wave and a high-frequency signal to form a gate of the MOSFET. It is characterized by adding to.

本発明の電子トランスはブリッジ整流器の損失をゼロにできるので効率が改善される。  The electronic transformer of the present invention improves efficiency because the loss of the bridge rectifier can be zero.

発明を実施するための最良の形態を図面を参照して説明する。  The best mode for carrying out the invention will be described with reference to the drawings.

図1は請求項1記載の発明の実施例を示す回路図である。
図において、9は交流位相識別回路で交流電圧が正弦波の正の位相にあるときは端子Pからパルスを出力し、負の位相にあるときは端子Sからパルスを出力する。10はデュアル発振制御回路で、端子Uと端子Vからは交互にパルスを出力する。各々のパルスの幅は同じである。また、UとVのいずれもパルスを発しないディレイタイムが存在していても良い。11から14はOR回路である。
交流位相識別回路とデュアル発振制御回路のパルスが出力されている間を1として、パルスを出力していない間を0として、各々のパルスと4から7のMOSFETがとり得るオン・オフの状態を表1にまとめた。
FIG. 1 is a circuit diagram showing an embodiment of the present invention.
In the figure, reference numeral 9 denotes an AC phase identification circuit which outputs a pulse from the terminal P when the AC voltage is in the positive phase of the sine wave, and outputs a pulse from the terminal S when it is in the negative phase. Reference numeral 10 denotes a dual oscillation control circuit, which alternately outputs pulses from the terminal U and the terminal V. The width of each pulse is the same. There may be a delay time in which neither U nor V emits a pulse. Reference numerals 11 to 14 denote OR circuits.
The ON / OFF state that each pulse and 4 to 7 MOSFETs can take is assumed to be 1 while the pulse of the AC phase identification circuit and the dual oscillation control circuit is output, and 0 when the pulse is not output. The results are summarized in Table 1.

Figure 0004811720
Figure 0004811720
Figure 0004811720
Figure 0004811720

表1はMOSFETのオンを1、オフを0で表している。交流位相識別回路の出力はPが1ならばSは0であり、Pが0ならばSは1である。デュアル発振制御回路はUが1ならばVは0であり、Vが1ならばUが0である。また、Uが0でVも0という状態もある。
表1の状態Aでは交流電源からMOSFET4及び5とトランス8の1次巻線8aとコンデンサ3を通る電流が流れ、トランス8の2次巻線8bを介して負荷15に電力が供給される。状態Bになると交流電源からの電流は止まり、トランス8にたまった励磁エネルギは、オン状熊のMOSFET7とMOSFET6のボディダイオードとコンデンサ3を通って放出されコンデンサ3に電荷となって回生される。状態Cになると交流電源からコンデンサ2とトランス8の1次巻線8aとMOSFET6と7を通る電流が流れ、トランス8の2次巻線8bを介して負荷15に電力が供給される。状態Dでは交流電源からの電流は止まり、トランス8にたまった励磁エネルギはオン状態のMOSFET5とMOSFET4のボディダイオードとコンデンサ2を通り放出され、コンデンサ2に電荷となって回生される。このように状態を繰り返して交流電源からの電流は直接スイッチングされて、トランス8を介して負荷に供給される。交流電源に流れる電流と負荷に流れる電流の波形を図2に示す。
トランス8が電力を通過させる際にトランス8にたまる余計なエネルギである励磁エネルギは回生されるので損失にならない。
Table 1 shows the MOSFET on by 1 and off by 0. The output of the AC phase identification circuit is 0 when P is 1 and 1 when P is 0. In the dual oscillation control circuit, if U is 1, V is 0, and if V is 1, U is 0. There is also a state where U is 0 and V is 0.
In the state A of Table 1, current flows from the AC power source through the MOSFETs 4 and 5, the primary winding 8 a of the transformer 8 and the capacitor 3, and power is supplied to the load 15 through the secondary winding 8 b of the transformer 8. When the state B is reached, the current from the AC power supply stops, and the excitation energy accumulated in the transformer 8 is discharged through the body diodes of the MOSFET 7 and MOSFET 6 of the ON-shaped bear and the capacitor 3 and is regenerated as charges in the capacitor 3. When the state C is reached, current flows from the AC power source through the capacitor 2, the primary winding 8 a of the transformer 8, and the MOSFETs 6 and 7, and power is supplied to the load 15 through the secondary winding 8 b of the transformer 8. In the state D, the current from the AC power supply is stopped, and the excitation energy accumulated in the transformer 8 is discharged through the MOSFET 5 and the body diode of the MOSFET 4 and the capacitor 2 and is regenerated as charges in the capacitor 2. In this way, the state is repeated and the current from the AC power source is directly switched and supplied to the load via the transformer 8. The waveforms of the current flowing through the AC power supply and the current flowing through the load are shown in FIG.
Excitation energy, which is excess energy that accumulates in the transformer 8 when the transformer 8 passes power, is regenerated and does not cause a loss.

図3は請求項2記載の発明の実施例を示す回路図である。交流電源1からトランス8の1次巻線8aまでは図1と同じである。
図において、16から19はMOSFETでそれらのゲートには交流位相識別回路9とデュアル発振制御回路10のパルスが、20から23のAND回路を介して供給されている。
図3の回路において、交流位相識別回路9とデュアル発振制御回路10のパルスに対するMOSFET11から14及びMOSFET20から23のオン・オフ状態をまとめたものを表2に示す。
FIG. 3 is a circuit diagram showing an embodiment of the second aspect of the present invention. The steps from the AC power source 1 to the primary winding 8a of the transformer 8 are the same as those in FIG.
In the figure, reference numerals 16 to 19 denote MOSFETs, and pulses of the AC phase identification circuit 9 and the dual oscillation control circuit 10 are supplied to their gates via AND circuits 20 to 23.
Table 2 shows a summary of the on / off states of the MOSFETs 11 to 14 and the MOSFETs 20 to 23 with respect to the pulses of the AC phase identification circuit 9 and the dual oscillation control circuit 10 in the circuit of FIG.

Figure 0004811720
Figure 0004811720
Figure 0004811720
Figure 0004811720

表2の状態Aでは実施例の図1で説明したようにトランス8の1次巻線8aに電流が流れているが、MOSFET16がオン状態であるため、電流は2次巻線8bからMOSFET17のボディダイオードとオン状態のMOSFET16を介して負荷に供給される。状態BではMOSFET16から19がオフであるから負荷に電流は供給されない。状態Cではトランス8の1次巻線8aに状態Aのときとは反対方向に電流が流れるが、MOSFET18がオン状態であるため、2次巻線8bの電流はMOSFET19のボディダイオードとオン状態のMOSFET18を介して負荷に供給される。負荷に流れる電流の方向は状態Aのときと同じである。
すなわち、負荷に流れる電流は交流の位相と一致するようになる。図4は交流電源に流れる電流と負荷に流れる電流の波形を示している。
負荷の前に高周波を取り除くフィルタを挿入することによって、負荷に流れる電流は正弦波になる。
図5は請求項3記載の発明の実施例を示す回路図である。図3のMOSFET4から7及び16から19をIGBTとダイオードの組み合わせによって置き換えたものである。動作は図3の回路図と同じである。
In the state A of Table 2, as described with reference to FIG. 1 of the embodiment, the current flows through the primary winding 8a of the transformer 8. However, since the MOSFET 16 is in the ON state, the current is supplied from the secondary winding 8b to the MOSFET 17. The power is supplied to the load via the body diode and the MOSFET 16 in the on state. In state B, MOSFETs 16 to 19 are off, so no current is supplied to the load. In state C, a current flows through the primary winding 8a of the transformer 8 in the opposite direction to that in the state A. However, since the MOSFET 18 is on, the current of the secondary winding 8b is connected to the body diode of the MOSFET 19 and the on state. It is supplied to the load via the MOSFET 18. The direction of the current flowing through the load is the same as in the state A.
That is, the current flowing through the load coincides with the AC phase. FIG. 4 shows waveforms of current flowing through the AC power source and current flowing through the load.
By inserting a filter that removes high frequencies before the load, the current flowing through the load becomes a sine wave.
FIG. 5 is a circuit diagram showing an embodiment of the third aspect of the present invention. MOSFETs 4 to 7 and 16 to 19 in FIG. 3 are replaced by combinations of IGBTs and diodes. The operation is the same as the circuit diagram of FIG.

交流を直接スイッチングすることによりブリッジ整流器を取り除くことができ、その分損失が減るので効率が改善される。また、負荷に供給する電流を交流にすることが容易にできるので、従来の商用トランスに置き換えることができる。  By directly switching the alternating current, the bridge rectifier can be eliminated and the efficiency is improved because the loss is reduced accordingly. Further, since the current supplied to the load can be easily changed to an alternating current, it can be replaced with a conventional commercial transformer.

請求項1記載の発明の実施例を示す回路図である。  FIG. 2 is a circuit diagram showing an embodiment of the invention as set forth in claim 1; 図1の電流波形を示す波形図である。  It is a wave form diagram which shows the current waveform of FIG. 請求項2記載の発明の実施例を示す回路図である。  It is a circuit diagram which shows the Example of invention of Claim 2. 図4の電流波形を示す波形図である。  It is a wave form diagram which shows the current waveform of FIG. 請求項3記載の発明の実施例を示す回路図である。  It is a circuit diagram which shows the Example of invention of Claim 3. 従来方式の一例を示す回路図である。  It is a circuit diagram which shows an example of a conventional system.

符号の説明Explanation of symbols

1 交流電源
2、3 コンデンサ
4 第2のMOSFET
5 第1のMOSFET
6 第4のMOSFET
7 第3のMOSFET
8 トランス
8a 1次巻線
8b 2次巻線
9 交流位相識別回路
10 デュアル発振制御回路
11、12、13、14 OR回路
15 負荷
16 第5のMOSFET
17 第6のMOSFET
18 第7のMOSFET
19 第8のMOSFET
20、21、22、23 AND回路
24、25、26、27、28、29、30、31 IGBT
32、33、34、35、36、37、38、39 ダイオード
101 ブリッジ整流器
102、103 トランジスタ
1 AC power supply 2, 3 capacitor 4 second MOSFET
5 First MOSFET
6 Fourth MOSFET
7 Third MOSFET
8 Transformer 8a Primary winding 8b Secondary winding 9 AC phase identification circuit 10 Dual oscillation control circuit 11, 12, 13, 14 OR circuit 15 Load 16 Fifth MOSFET
17 Sixth MOSFET
18 Seventh MOSFET
19 Eighth MOSFET
20, 21, 22, 23 AND circuit 24, 25, 26, 27, 28, 29, 30, 31 IGBT
32, 33, 34, 35, 36, 37, 38, 39 Diode 101 Bridge rectifier 102, 103 Transistor

Claims (3)

交流電源と前記交流電源に並列に接続された第1と第2のコンデンサからなる直列回路と、前記交流電源に並列に接続された第1と第2の双方向スイッチ回路からなる直列回路と、前記第1と第2のコンデンサの中点と前記第1と第2の双方向スイッチ回路の中点との間に接続されたトランスの1次巻線と、前記1次巻線に電磁的に結合している2次巻線と、前記2次巻線に接続された負荷と、前記第1と第2の双方向スイッチ回路を交互にオン・オフをさせるデュアル発振制御回路を備えた電子トランスにおいて、前記第1の双方向スイッチ回路は互いに反対向きに直列接続された第1と第2のMOSFETからなり、前記第2の双方向スイッチ回路は互いに反対向きに直列に接続された第3と第4のMOSFETからなり、前記交流電源の電圧の正弦波の正の半波と負の半波を検出して信号を出力する交流位相識別回路を付加して、前記交流位相識別回路が正の半波を検出したときに発生する信号を前記第1のMOSFETと前記第3のMOSFETのゲートに前記デュアル発振制御回路の信号とOR接続で加え、前記交流位相識別回路が負の半波を検出したときに発生する信号を前記第2のMOSFETと前記第4のMOSFETのゲートに前記デュアル発振制御回路の信号とOR接続で加え、これによって交流電流を直接スイッチングできることを特徴とする電子トランス。  A series circuit composed of an AC power source and first and second capacitors connected in parallel to the AC power source; a series circuit composed of first and second bidirectional switch circuits connected in parallel to the AC power source; A transformer primary winding connected between a midpoint of the first and second capacitors and a midpoint of the first and second bidirectional switch circuits; and An electronic transformer comprising a coupled secondary winding, a load connected to the secondary winding, and a dual oscillation control circuit for alternately turning on and off the first and second bidirectional switch circuits The first bidirectional switch circuit includes first and second MOSFETs connected in series in opposite directions, and the second bidirectional switch circuit includes third and third MOSFETs connected in series in opposite directions. The AC power source comprising a fourth MOSFET An AC phase identification circuit that detects a positive half wave and a negative half wave of a voltage sine wave and outputs a signal is added to generate a signal that is generated when the AC phase identification circuit detects a positive half wave. The signal of the dual oscillation control circuit is added to the gates of the first MOSFET and the third MOSFET in an OR connection, and a signal generated when the AC phase identification circuit detects a negative half-wave is output to the second MOSFET. An electronic transformer characterized in that an alternating current can be directly switched by applying an OR connection to the signal of the dual oscillation control circuit to the gates of the MOSFET and the fourth MOSFET. 請求項1において、前記2次巻線の一方の端子と前記負荷の一方の端子の間に第5のMOSFETを直列に挿入し、前記2次巻線の別の一方の端子と前記負荷の別の一方の端子の間に第6のMOSFETを直列に挿入し、前記2次巻線の別の一方の端子と前記負荷の一方の端子の間に第7のMOSFETを接続し、前記2次巻線の一方の端子と前記負荷の別の一方の端子の間に第8のMOSFETを接続し、前記第5のMOSFETのゲートに前記第1のMOSFETのゲートにOR接続で加える2つの信号をAND接続で加え、前記第6のMOSFETのゲートに前記第2のMOSFETのゲートにOR接続で加える2つの信号をAND接続で加え、前記第7のMOSFETのゲートに前記第3のMOSFETのゲートにOR接続で加える2つの信号をAND接続で加え、前記第8のMOSFETのゲートに前記第4のMOSFETのゲートにOR接続で加える2つの信号をAND接続で加えることを特徴とする電子トランス。  2. The fifth MOSFET according to claim 1, wherein a fifth MOSFET is inserted in series between one terminal of the secondary winding and one terminal of the load, and another terminal of the secondary winding is separated from the load. A sixth MOSFET is inserted in series between one terminal of the second winding, a seventh MOSFET is connected between the other one terminal of the secondary winding and one terminal of the load, and the secondary winding is connected. An eighth MOSFET is connected between one terminal of the line and the other terminal of the load, and two signals applied to the gate of the fifth MOSFET by OR connection to the gate of the first MOSFET are ANDed. In addition, two signals are applied by AND connection to the gate of the sixth MOSFET and ORed to the gate of the second MOSFET to the gate of the sixth MOSFET, and ORed to the gate of the third MOSFET to the gate of the seventh MOSFET Add on connection One of the signals added by an AND connection, electronic transformers, characterized in that the addition of the two signals added in the OR connected to a gate of said fourth MOSFET to the gate of said eighth MOSFET with an AND connection. 前記第1から第8のMOSFETの一部、または全部をIGBTに置き換え、かつ、前記IGBTに並列にダイオードを各々接続したことを特徴とする請求項2記載の電子トランス。  3. The electronic transformer according to claim 2, wherein a part or all of the first to eighth MOSFETs are replaced with IGBTs, and diodes are connected in parallel to the IGBTs.
JP2006121254A 2006-03-29 2006-03-29 Electronic transformer Active JP4811720B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP2006121254A JP4811720B2 (en) 2006-03-29 2006-03-29 Electronic transformer

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2006121254A JP4811720B2 (en) 2006-03-29 2006-03-29 Electronic transformer

Publications (2)

Publication Number Publication Date
JP2007267580A JP2007267580A (en) 2007-10-11
JP4811720B2 true JP4811720B2 (en) 2011-11-09

Family

ID=38640012

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2006121254A Active JP4811720B2 (en) 2006-03-29 2006-03-29 Electronic transformer

Country Status (1)

Country Link
JP (1) JP4811720B2 (en)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP4835985B2 (en) * 2006-05-15 2011-12-14 大平電子株式会社 Non-contact power electrical equipment
JP5857212B2 (en) * 2010-09-15 2016-02-10 パナソニックIpマネジメント株式会社 DC / DC converter

Family Cites Families (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0260467A (en) * 1988-08-24 1990-02-28 Meidensha Corp Rectifier
CN1074603C (en) * 1996-06-06 2001-11-07 株式会社I-Hits研究所 AC/AC converter
JP3032167B2 (en) * 1996-12-16 2000-04-10 エヌ・ティ・ティ・アドバンステクノロジ株式会社 DC power supply
JP3805927B2 (en) * 1999-06-10 2006-08-09 株式会社アイ・ヒッツ研究所 AC voltage regulator

Also Published As

Publication number Publication date
JP2007267580A (en) 2007-10-11

Similar Documents

Publication Publication Date Title
US20080043506A1 (en) Dc-ac converter
US9487098B2 (en) Power conversion apparatus
JP2010142036A (en) Non-contact power transmission circuit
US7154763B2 (en) Push-pull switching power converter
KR20070037384A (en) Switching power supply circuit
JP4835985B2 (en) Non-contact power electrical equipment
Buso et al. Study of the asymmetrical half-bridge flyback converter as an effective line-fed solid-state lamp driver
JP2007159364A (en) Converter
JP4323049B2 (en) Power converter
JP4811720B2 (en) Electronic transformer
JP6458235B2 (en) Switching power supply
JP5105819B2 (en) DC-DC converter
US11973440B2 (en) Isolated DC/DC converter with secondary-side full bridge diode rectifier and asymmetrical auxiliary capacitor
JP2008048484A (en) Driving method of dc/ac converter
JP4013952B2 (en) DC-DC converter
JP5169679B2 (en) Resonant power converter
JP2001327166A (en) Switching power circuit
KR101024307B1 (en) Circuit for converting dc to dc
CN106817042B (en) DC-AC converter and control method thereof
JPWO2011048680A1 (en) Switching power supply
JP2017108592A (en) Switching electric power supply
JP5640731B2 (en) Drive circuit and switching power supply device
JP5500438B2 (en) Load drive device
TWI762415B (en) Buck-boost bidirectional DC-DC resonant converter and control method thereof
JP2011041387A (en) Dc-dc conversion circuit

Legal Events

Date Code Title Description
A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20090326

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20110809

A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20110811

R150 Certificate of patent or registration of utility model

Ref document number: 4811720

Country of ref document: JP

Free format text: JAPANESE INTERMEDIATE CODE: R150

Free format text: JAPANESE INTERMEDIATE CODE: R150

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20140902

Year of fee payment: 3

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250