CN205210137U - Multichannel synchronization signal output device - Google Patents
Multichannel synchronization signal output device Download PDFInfo
- Publication number
- CN205210137U CN205210137U CN201521035323.0U CN201521035323U CN205210137U CN 205210137 U CN205210137 U CN 205210137U CN 201521035323 U CN201521035323 U CN 201521035323U CN 205210137 U CN205210137 U CN 205210137U
- Authority
- CN
- China
- Prior art keywords
- signal
- signal output
- output apparatus
- processing unit
- digital processing
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
Abstract
The embodiment of the utility model discloses multichannel synchronization signal output device passes through bus connection by a master control set and a plurality of signal output device and constitutes together. At first, it sets up the instruction to receive external signal through a digital processing unit among the main control device to send the signal control instruction to synchronized clock ware, triggering signal controller and the 2nd digital processing unit of setting in the signal output device, then, the 2nd digital processing unit basis the signal control instruction generates the signal waveform data, under the control of unified triggering signal and synchronized clock signal, sends to the DA converter simultaneously the signal waveform data, it is last, through the conversion of DA converter and power amplifier's method effect, output synchronization signal. The signal that a plurality of signal output device was exported in this implementation is because generate under the control of same triggering signal and synchronized clock signal, and output synchronization signal has the same frequency reference, possesses the advantage that the coherence is good.
Description
Technical field
The utility model relates to synchronizing signal generation technique field, particularly relates to a kind of Multi-path synchronous signal output apparatus.
Background technology
Detect in test in plurality of devices, can multichannel same frequency or overtones band be used, the coherent signal of different amplitude, out of phase.
In prior art, multiple independent clock signal generator can be used to combine and to produce required coherent signal, wherein provide the circuit of clock signal to be use benchmark crystal oscillator to produce signal by crystal-oscillator circuit mostly, and obtain clock signal by phaselocked loop (PLL)/delay locked loop (DLL) locking.Wherein, phaselocked loop mainly comprises frequency and phase discrimination circuit, charge pump circuit, ring oscillator, and the output signal of crystal oscillator obtains stable clock via crystal-oscillator circuit and this phaselocked loop and exports.
But, each signal generator clock frequency benchmark there are differences, and through after a period of time, the accumulation of phase error of output signal can cause the change of relative status between multiple signals, and use the signal generator of the external benchmark of multiple band, there is wiring complexity, loaded down with trivial details shortcoming is set.
Utility model content
The utility model embodiments provides a kind of Multi-path synchronous signal output apparatus, to solve in prior art the problem of the inconsistent and equipment operating process complexity of state between the multiple signals existing for the signal generator using the external benchmark of multiple band.
In order to solve the problems of the technologies described above, the utility model embodiment discloses following technical scheme:
A kind of Multi-path synchronous signal output apparatus, comprises master control set and at least one signal output apparatus, wherein:
Described master control set comprises the first digital processing unit, trigger signal controller and synchronous clock device;
Described signal output apparatus comprises the second digital processing unit, D/A converter and the power amplifier that are electrically connected successively;
Described trigger signal controller and described synchronous clock device are all electrically connected with described first digital processing unit.
Described first digital processing unit and described second digital processing unit are electrically connected by data bus;
Described trigger signal controller and described synchronous clock device are all electrically connected with described second digital processing unit.
Preferably, described synchronous clock device comprises high precision temperature compensating crystal oscillator and digital frequency divider.
Preferably, described second digital processing unit comprises DDS chip.
Preferably, between adjacent described signal output apparatus, stacked level is adopted to insert expansion structure, wherein:
Described signal output apparatus is provided with bus terminal and signal output terminal;
Described bus terminal comprises main signal receiving trap and main signal dispensing device.
Preferably, described signal output apparatus is horizontally arranged with fixed screw, wherein:
The length of described fixed screw is greater than the width of described signal output apparatus;
Described fixed screw comprises the nut being provided with externally threaded stud He being provided with internal thread hole;
Described stud is fixedly connected with described nut;
Internal thread hole and the described stud of described nut match.
Preferably, described Multi-path synchronous signal output apparatus also comprises power supply, described power supply respectively with described master control set) and described signal output apparatus in power device be electrically connected.
From above technical scheme, a kind of Multi-path synchronous signal output apparatus that the utility model embodiment provides, to be linked together by bus by a master control set and multiple signal output apparatus and forms; Each signal output apparatus exports one or more signal.First, receive external signal by the first digital processing unit in main control unit and instruction is set, and instruction is set according to described external signal sends signal steering order respectively to synchronous clock device, trigger signal controller and the second digital processing unit be arranged in signal output apparatus; Then, second digital processing unit generates signal waveform data according to described signal steering order, under the control of the synchronizing clock signals that the trigger pip simultaneously sent at unified trigger signal controller and synchronous clock device send, send described signal waveform data to D/A converter; Finally by the conversion of D/A converter and the method effect of power amplifier, export the synchronizing signal with certain load capacity.In the present embodiment, the signal that multiple signal output apparatus exports, because be generate under the control of same trigger pip and synchronizing clock signals, so the synchronizing signal exported has identical frequency reference, possesses the advantage that coherence is good.Meanwhile, operating personnel only need enter the operating instructions to described master control set, just can directly receive required synchronizing signal, handle simple.：
Accompanying drawing explanation
In order to be illustrated more clearly in the utility model embodiment or technical scheme of the prior art, be briefly described to the accompanying drawing used required in embodiment or description of the prior art below, apparently, for those of ordinary skills, under the prerequisite not paying creative work, other accompanying drawing can also be obtained according to these accompanying drawings.
The basic structure schematic diagram of a kind of Multi-path synchronous signal output apparatus that Fig. 1 provides for the utility model embodiment;
The basic structure schematic diagram of a kind of stacked Multi-path synchronous signal output apparatus that Fig. 2 provides for the utility model embodiment;
Fig. 3 is the basic structure schematic diagram of the signal output apparatus in Fig. 2;
In Fig. 1-3, concrete symbol is:
1-master control set, 2-signal output apparatus, 3-data bus, 4-power supply, 11-first digital processing unit, 12-trigger signal controller, 13-synchronous clock device, 21-second digital processing unit, 22-DA converter, 23-power amplifier, 211-bus terminal, 212-signal output terminal, 213-fixed screw.
Embodiment
Technical scheme in the utility model is understood better in order to make those skilled in the art person, below in conjunction with the accompanying drawing in the utility model embodiment, technical scheme in the utility model embodiment is clearly and completely described, obviously, described embodiment is only the utility model part embodiment, instead of whole embodiments.Based on the embodiment in the utility model, those of ordinary skill in the art are not making the every other embodiment obtained under creative work prerequisite, all should belong to the scope of the utility model protection.
See Fig. 1, be the basic structure schematic diagram of a kind of Multi-path synchronous signal output apparatus that the utility model embodiment provides, comprise master control set 1 and at least one signal output apparatus 2.
Described master control set 1 comprises the first digital processing unit 11, trigger signal controller 12 and synchronous clock device 13, and described signal output apparatus 2 comprises the second digital processing unit 21, D/A converter 22 and the power amplifier 23 that are electrically connected successively.
Described trigger signal controller 12 and described synchronous clock device 13 are all electrically connected with described first digital processing unit 11.Described first digital processing unit 11 and described second digital processing unit 21 are electrically connected by data bus 3; Described trigger signal controller 12 and described synchronous clock device 13 are all electrically connected with described second digital processing unit 21.
Described first digital signal processor 11 for the setting of response external restricting the number, start and stop instruction etc., and sends signal steering order according to the signal setting of outside to described trigger signal controller 12, described synchronous clock device 13 and described second digital processing unit 21.Wherein, described first digital processing unit 11 can for being arranged on the CPU in described master control set 1.
Described trigger signal controller 12 sends enabling signal to described signal output apparatus after receiving described signal steering order.Accordingly, described enabling signal comprises selects signal, enabling signal and stop signal, and wherein, described selection signal is for selecting the signal output apparatus 2 needing work.
After described synchronous clock device 13 receives described signal steering order, use high precision temperature compensating crystal oscillator after digital frequency divider, for each signal output apparatus provides unified synchronizing clock signals.
Wherein, described temperature compensating crystal oscillator and temperature compensating crystal oscillator, it is a kind of quartz oscillator making to be changed by environment temperature the oscillation frequency variable quantity reduction produced by additional temperature-compensation circuit, select temperature compensating crystal oscillator effectively can improve the stability of described Multi-path synchronous signal output apparatus in the present embodiment, certainly, common crystals can also be selected.
Described digital frequency divider, becomes the frequency of input signal into the output signal of multiple lower than incoming frequency exactly, after calculating, just can arrange described digital frequency divider and export best synchronous clock frequency according to the frequency range of output signal.
After described second digital processing unit 21 receives signal steering order, wave signal data can be generated accordingly, then under the control of described enabling signal and described synchronizing clock signals, send signal waveform data to described D/A converter 22.
In the present embodiment, described second digital processing unit 21 can adopt advantage DDS chips such as having low-power consumption, high resolving power and fast conversion times.Wherein, frequency control register, high-speed phase totalizer and sinusoidal calculations device three parts are mainly comprised in described DDS chip.Frequency control register the mode of serial or parallel can load and deposit inputted frequency control code; And phase accumulator carries out phase-accumulated according to frequency control code within each clock period, obtain a phase value; Sinusoidal calculations device then calculates digitized sinusoidal wave amplitude to this phase value.
After described D/A converter 22 receives described signal waveform data, discrete digital signal is converted to the waveform signal of the analog quantity connecting change.
Described power amplifier 23 carries out the amplification of rail power after receiving described waveform signal, final output has the synchronizing signal of carrying load ability.
In the present embodiment, the signal that multiple described signal output apparatus 2 exports, because be generate under the control of same trigger pip and synchronizing clock signals, so the synchronizing signal exported has identical frequency reference, possesses the advantage that coherence is good.
As described in Figure 2, described Multi-path synchronous signal output apparatus adopts stacked structure in package assembly, power supply 4 provides electric energy for the power device in described master control set 1 and described signal output apparatus 2 is unified, adopts stacked level to insert expansion structure between adjacent described signal output apparatus 2.
As shown in Figure 3, described signal output apparatus 2 is provided with bus terminal 211 and signal output terminal 212, and described bus terminal 211 comprises main signal receiving trap and main signal dispensing device, wherein, all kinds of main signals that described main signal receiving trap sends for receiving described master control set 1, the main signal received is sent to the device in signal output apparatus, sends to next signal output unit on the other hand by described main signal dispensing device on the one hand.Like this, the stacked structure that signal output apparatus can connect successively, can support the output of Multi-path synchronous coherent signal, conveniently expand output channel.
Being interconnected conveniently between adjacent signals output unit, described signal output apparatus 2 is horizontally arranged with fixed screw 213.The length of described fixed screw 213 is greater than the width of described signal output apparatus 2, described fixed screw 213 comprises the nut being provided with externally threaded stud He being provided with internal thread hole, described stud is fixedly connected with described nut, internal thread hole and the described stud of described nut match, and signal output apparatus so below can fixedly secure in the nut of preceding signal output unit by described stud.
The present embodiment additionally provides a kind of Multi-path synchronous signal output method, specifically comprises the following steps:
Step S101: the first digital processing unit 11 receives external signal and arranges instruction.
Step S102: described first digital processing unit 11 arranges instruction according to described external signal and sends signal steering order respectively to described trigger signal controller 12, described synchronous clock device 13 and described second digital processing unit 21.
Step S103: described trigger signal controller 12 sends trigger pip according to described signal steering order to described second digital processing unit 21.
Wherein, described trigger pip comprises selection signal, enabling signal and stop signal.
Step S104: described synchronous clock device 13 sends synchronizing clock signals according to described signal steering order to described second digital processing unit 21.
Wherein, can also be provided with digital frequency divider in described synchronous clock device 13, described like this synchronous clock device 13 sends synchronizing clock signals to described second digital processing unit 21 according to described signal steering order after digital frequency division.
Step S105: described second digital processing unit 21 generates signal waveform data according to described signal steering order, simultaneously under the described trigger pip of unification and the control of described synchronizing clock signals, sends described signal waveform data to D/A converter 22.
Further, described second digital processing unit 21 can send described signal waveform data in the mode of DDS to D/A converter 22.
Step S106: described signal waveform data is converted to waveform signal by described D/A converter 22, and described waveform signal is sent to power amplifier 23.
Step S107: described waveform signal is carried out power amplification by described power amplifier 23, described waveform signal is converted to the synchronizing signal with certain load capacity.
It should be noted that, in this article, the such as relational terms of " first " and " second " etc. and so on is only used for an entity or operation to separate with another entity or operational zone, and not necessarily requires or imply the relation that there is any this reality between these entities or operation or sequentially.And, term " comprises ", " comprising " or its any other variant are intended to contain comprising of nonexcludability, thus make to comprise the process of a series of key element, method, article or equipment and not only comprise those key elements, but also comprise other key elements clearly do not listed, or also comprise by the intrinsic key element of this process, method, article or equipment.When not more restrictions, the key element limited by statement " comprising ... ", and be not precluded within process, method, article or the equipment comprising described key element and also there is other identical element.
The above is only embodiment of the present utility model, those skilled in the art is understood or realizes the utility model.To be apparent to one skilled in the art to the multiple amendment of these embodiments, General Principle as defined herein when not departing from spirit or scope of the present utility model, can realize in other embodiments.Therefore, the utility model can not be restricted to these embodiments shown in this article, but will meet the widest scope consistent with principle disclosed herein and features of novelty.
Claims (6)
1. a Multi-path synchronous signal output apparatus, is characterized in that, comprises master control set (1) and at least one signal output apparatus (2), wherein:
Described master control set (1) comprises the first digital processing unit (11), trigger signal controller (12) and synchronous clock device (13);
Described signal output apparatus (2) comprises the second digital processing unit (21), D/A converter (22) and the power amplifier (23) that are electrically connected successively;
Described first digital processing unit (11) is electrically connected with described trigger signal controller (12) and described synchronous clock device (13) respectively;
Described first digital processing unit (11) is electrically connected with described second digital processing unit (21) by data bus (3);
Described trigger signal controller (12) and described synchronous clock device (13) are all electrically connected with described second digital processing unit (21).
2. Multi-path synchronous signal output apparatus according to claim 1, is characterized in that, described synchronous clock device (13) comprises high precision temperature compensating crystal oscillator and digital frequency divider.
3. Multi-path synchronous signal output apparatus according to claim 1, is characterized in that, described second digital processing unit (21) comprises DDS chip.
4., according to the arbitrary described Multi-path synchronous signal output apparatus of claim 1-3, it is characterized in that, between adjacent described signal output apparatus (2), adopt stacked level to insert expansion structure, wherein:
Described signal output apparatus (2) is provided with bus terminal (211) and signal output terminal (212);
Described bus terminal (211) comprises main signal receiving trap and main signal dispensing device.
5. Multi-path synchronous signal output apparatus according to claim 4, is characterized in that, described signal output apparatus (2) is horizontally arranged with fixed screw (213), wherein:
The length of described fixed screw (213) is greater than the width of described signal output apparatus (2);
Described fixed screw (213) comprises the nut being provided with externally threaded stud He being provided with internal thread hole;
Described stud is fixedly connected with described nut;
Internal thread hole and the described stud of described nut match.
6. Multi-path synchronous signal output apparatus according to claim 4, it is characterized in that, described Multi-path synchronous signal output apparatus also comprises power supply (4), and described power supply (4) is electrically connected with the power device in described master control set (1) and described signal output apparatus (2) respectively.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201521035323.0U CN205210137U (en) | 2015-12-14 | 2015-12-14 | Multichannel synchronization signal output device |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201521035323.0U CN205210137U (en) | 2015-12-14 | 2015-12-14 | Multichannel synchronization signal output device |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN205210137U true CN205210137U (en) | 2016-05-04 |
Family
ID=55847846
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201521035323.0U Active CN205210137U (en) | 2015-12-14 | 2015-12-14 | Multichannel synchronization signal output device |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN205210137U (en) |
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN105445512A (en) * | 2015-12-14 | 2016-03-30 | 云南电网有限责任公司电力科学研究院 | Multipath synchronizing signal output device and multipath synchronizing signal output method |
| CN109828631A (en) * | 2019-01-23 | 2019-05-31 | 中国科学技术大学 | Random waveform generating system |
-
2015
- 2015-12-14 CN CN201521035323.0U patent/CN205210137U/en active Active
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN105445512A (en) * | 2015-12-14 | 2016-03-30 | 云南电网有限责任公司电力科学研究院 | Multipath synchronizing signal output device and multipath synchronizing signal output method |
| CN109828631A (en) * | 2019-01-23 | 2019-05-31 | 中国科学技术大学 | Random waveform generating system |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN105445512A (en) | Multipath synchronizing signal output device and multipath synchronizing signal output method | |
| CN102939591B (en) | System and method for lockstep synchronization | |
| EP2902866B1 (en) | System ready in a clock distribution chip | |
| US8406271B2 (en) | Spread spectrum clock generating circuit | |
| WO1995016307A1 (en) | Clock phase shifting method and apparatus | |
| CN103840796B (en) | A kind of Multiphace clock generating circuit | |
| CN101572543A (en) | Method and device for stabilizing clock | |
| US7151399B2 (en) | System and method for generating multiple clock signals | |
| CN102739202A (en) | Cascadable multichannel DDS (direct digital synthesizer) signal generator | |
| CN205210137U (en) | Multichannel synchronization signal output device | |
| CN108647173A (en) | A kind of synchronous start pulse signal regenerating unit and its operation method | |
| CN103427798A (en) | Multiphase clock generation circuit | |
| CN108037332B (en) | Multi-channel reference clock generation module | |
| CN104579320A (en) | Clock delay method, clock delay device, delay-locked loop and digital clock management unit | |
| CN110649922A (en) | Digital clock frequency multiplier | |
| CN105897261A (en) | Clock synchronization method | |
| CN105391447A (en) | Phase interpolation spread spectrum clock generation method | |
| CN104317353A (en) | Hardware circuit based timestamp implementation method | |
| CN106970679A (en) | A kind of multi-chip synchronization structure based on time-digital converter circuit | |
| CN108039883B (en) | Method and device for detecting stability of output clock signal of phase-locked loop | |
| CN101789783B (en) | Digital delay phase-locked loop | |
| WO2021008362A1 (en) | Digital frequency generator and state switching method therefor | |
| JP4293840B2 (en) | Test equipment | |
| CN208999990U (en) | Real random number generator | |
| CN207992281U (en) | Module occurs for multichannel reference clock |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C14 | Grant of patent or utility model | ||
| GR01 | Patent grant | ||
| TR01 | Transfer of patent right |
Effective date of registration: 20191121 Address after: Yunda economic and Technological Development Zone in Yunnan province Kunming city 650217 West Road No. 105 Co-patentee after: Yuxi power supply administration of Yunnan Power System Co., Ltd Patentee after: Electric Power Research Institute of Yunnan Power System Ltd Address before: Yunda economic and Technological Development Zone in Yunnan province Kunming city 650217 West Road No. 105 Co-patentee before: SHANGHAI WISCOM SUNEST ELECTRIC POWER TECHNOLOGY CO., LTD. Patentee before: Electric Power Research Institute of Yunnan Power System Ltd Co-patentee before: Yuxi power supply administration of Yunnan Power System Co., Ltd |
|
| TR01 | Transfer of patent right |