CN113590374B - Watchdog monitoring system and monitoring method thereof - Google Patents
Watchdog monitoring system and monitoring method thereof Download PDFInfo
- Publication number
- CN113590374B CN113590374B CN202111139365.9A CN202111139365A CN113590374B CN 113590374 B CN113590374 B CN 113590374B CN 202111139365 A CN202111139365 A CN 202111139365A CN 113590374 B CN113590374 B CN 113590374B
- Authority
- CN
- China
- Prior art keywords
- chip microcomputer
- watchdog monitoring
- single chip
- watchdog
- controller
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
Images
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
- G06F11/0703—Error or fault processing not based on redundancy, i.e. by taking additional measures to deal with the error or fault not making use of redundancy in operation, in hardware, or in data representation
- G06F11/0751—Error or fault detection not based on redundancy
- G06F11/0754—Error or fault detection not based on redundancy by exceeding limits
- G06F11/0757—Error or fault detection not based on redundancy by exceeding limits by exceeding a time limit, i.e. time-out, e.g. watchdogs
Abstract
The invention discloses a watchdog monitoring system, which comprises more than one singlechip, a watchdog monitoring circuit, more than one serial interface for receiving data sent by the singlechip, more than one selector switch and a controller, each singlechip is connected with a serial number memory for storing serial number data information, each serial interface is connected with the detection end of the watchdog monitoring circuit through a selector switch, the watchdog monitoring circuit is connected with a timer used for monitoring and timing and a first counter used for providing reference time for the watchdog monitoring circuit, a reset pin of the watchdog monitoring circuit is respectively connected with a reset end of the single chip microcomputer, the single chip microcomputer is electrically connected with the controller, the controller is also electrically connected with the change-over switch, and the controller is connected with a second counter for counting the change-over switch switching times. The invention also discloses a watchdog monitoring method. The invention improves the monitoring efficiency.
Description
Technical Field
The invention relates to the technical field of monitoring systems, in particular to a watchdog monitoring system and a monitoring method thereof.
Background
With the development of the single chip microcomputer technology and the increasing maturity of the manufacturing process, the application field of the single chip microcomputer is continuously widened, but due to the fact that the anti-interference capability of the single chip microcomputer is poor, particularly in places with severe conditions and large noise, the phenomenon that the single chip microcomputer is halted due to external interference often occurs, and the system cannot work normally.
At present, the arrangement of a watchdog circuit is an important way for preventing the dead halt of a singlechip and improving the anti-interference capability of a singlechip system. A watchdog, also called watchdog timer, is a timer circuit, generally has an input, called a watchdog feeding (clicking/service the dog), and an output to the RST end of the MCU, when the MCU normally works, the MCU outputs a signal to the watchdog feeding end at intervals, the WDT is cleared, if the watchdog is not fed (generally when the program is run off) after exceeding the specified time, the WDT timing exceeds, a reset signal is given to the MCU, so that the MCU resets. The MCU is prevented from crashing. The watchdog is used to prevent the program from dead cycling or running away.
The watchdog is a means for monitoring the operation condition of the system, and the operation condition of the system is monitored in a mode of combining software and hardware. And the stably running software can perform dog feeding after executing a specific instruction, and if the watchdog does not receive a dog feeding signal from the software within a certain period, the system is considered to be in fault, and an interrupt processing program is entered or the system is forced to reset. The system can select the opportunity of enabling the watchdog according to different working modes after being electrified, if the watchdog is enabled, the counter starts counting, and if the watchdog is not fed in time within the set time, the watchdog is overtime. The watchdog is mainly composed of a register, a counter and a dog calling module, wherein the watchdog is basically set through the register, the counter calculates the dog calling time, and the dog calling module determines the interrupt or reset mode sent out after the watchdog is overtime.
The watchdog circuit is applied to enable the singlechip to realize continuous work in an unmanned state, and the working principle of the watchdog circuit is that a watchdog chip is connected with an I/O pin of the singlechip, the I/O pin controls the singlechip to regularly send a high level (or a low level) to the pin of the watchdog through a program, the program statement is dispersedly placed in the middle of other control statements of the singlechip, once the singlechip falls into a certain program section to enter a dead cycle state after running off due to interference, the program writing the pin of the watchdog cannot be executed, and in this time, the watchdog circuit can send a reset signal on the pin connected with the reset pin of the singlechip due to the fact that the signal sent by the singlechip cannot be obtained, so that the singlechip is reset. The program is executed from the initial position of the program memory, thus realizing the automatic reset of the singlechip.
However, the existing watchdog monitoring circuit can only perform single monitoring, which results in low monitoring efficiency and limited application range, so that improvement is needed.
Disclosure of Invention
The invention aims to provide a watchdog monitoring system and a monitoring method thereof, so as to solve the problem of low monitoring efficiency in the background technology.
In order to achieve the purpose, the invention provides the following technical scheme: a watchdog monitoring system comprises more than one single chip microcomputer, a watchdog monitoring circuit, more than one serial interface for receiving data sent by the single chip microcomputer, more than one selector switch and a controller, each singlechip is connected with a serial number memory for storing serial number data information, each serial interface is connected with the detection end of the watchdog monitoring circuit through a selector switch, a timer for monitoring and timing and a first counter for providing reference time for the watchdog monitoring circuit are connected on the watchdog monitoring circuit, the reset pin of the watchdog monitoring circuit is respectively connected with the reset end of the single chip microcomputer which is electrically connected with the controller, the controller is also electrically connected with the change-over switch, and a second counter for counting the switching times of the change-over switch is connected to the controller.
Further, the watchdog monitoring circuit comprises a clock chip and a rectification voltage stabilizing circuit which are connected in sequence.
Furthermore, an alarm circuit is electrically connected to the clock chip.
Furthermore, a display screen for displaying the work of the corresponding change-over switch is electrically connected to the controller.
Furthermore, an encryptor is electrically connected between each single chip microcomputer and the controller, and a decryptor is connected to the controller.
Furthermore, the singlechip numbering data information stored in the numbering storage comprises combined data information of English + number + Chinese + symbol.
The invention also discloses a watchdog monitoring method, which is characterized by comprising the following steps:
s1, detecting whether the single chip microcomputer of each path is in a working state in real time by the controller, and if so, entering the next step; if not, stopping;
s2, judging the running number of the single chip microcomputer, and entering the step S3 when the running number of the single chip microcomputer is single; when the running number of the single chip microcomputer is larger than that, the step S4 is carried out;
s3, acquiring the number information of the working single chip microcomputer by the controller, controlling the switch with the corresponding number to work, acquiring the signal sent by the single chip microcomputer by the corresponding serial interface, transmitting the signal to the watchdog monitoring circuit, starting the first counter and the timer, indicating that the corresponding single chip microcomputer is in a dead cycle state once the signal sent by the watchdog monitoring circuit is inconsistent with the preset value within the specified time, immediately controlling the corresponding single chip microcomputer by the watchdog monitoring circuit to reset and restart, and returning to the step S1;
s4, acquiring the starting number of the single chip microcomputer as a preset counter threshold value, sequentially acquiring the number information of the working single chip microcomputer by the controller, starting the second counter, counting from 0, switching the switch for +1 times each time until the second counter reaches the preset counter threshold value, and controls the corresponding number of the change-over switch to work in each switching process, and obtains the signal sent by the singlechip in each working state according to the cycle time by the corresponding serial interface, and transmits the signal to the watchdog monitoring circuit to start the first counter and the timer, when the signal sent by the watchdog monitoring circuit is inconsistent with the preset signal within the specified time, when the corresponding single chip microcomputer is in the endless loop state, the watchdog monitoring circuit immediately controls the corresponding single chip microcomputer to reset and restart, and then the step S1 is returned to.
Further, in the process of acquiring the serial number information of the single chip microcomputer in step S3, the transmitted serial number is encrypted by the encryptor, and after the serial number is acquired by the controller, the serial number is transmitted to the decryptor for decoding processing.
Compared with the prior art, the invention has the following beneficial effects: the watchdog monitoring circuit can monitor a plurality of single-chip microcomputers, improves the monitoring efficiency and has wider application range.
Drawings
FIG. 1 is a schematic view showing a configuration of a watchdog monitoring system according to embodiment 1;
FIG. 2 is a schematic view showing the construction of a watchdog monitoring system according to embodiment 2;
FIG. 3 is a schematic view of the configuration of a watchdog monitoring system according to embodiment 3;
FIG. 4 is a schematic configuration diagram of a watchdog monitoring system according to embodiment 4;
fig. 5 is a schematic structural diagram of a watchdog monitoring system in embodiment 5.
Reference numerals: the device comprises a single chip microcomputer 1, a watchdog monitoring circuit 2, a serial interface 3, a selector switch 4, a controller 5, a numbering storage 6, a timer 8, a first counter 9, a second counter 10, a clock chip 11, a rectifying and voltage stabilizing circuit 12, an alarm circuit 13, a display screen 14, an encryptor 15 and a decryptor 16.
Detailed Description
The technical solutions in the embodiments of the present invention will be clearly and completely described below with reference to the embodiments of the present invention, and it is obvious that the described embodiments are only a part of the embodiments of the present invention, and not all of the embodiments. All other embodiments, which can be derived by a person skilled in the art from the embodiments given herein without making any creative effort, shall fall within the protection scope of the present invention.
Example 1:
as shown in fig. 1, the present invention provides an embodiment: a watchdog monitoring system comprises more than one single chip microcomputer 1, more than one watchdog monitoring circuit 2, more than one serial interface 3 for receiving data sent by the single chip microcomputer 1, more than one selector switch 4 and a controller 5, wherein each single chip microcomputer 1 is connected with a serial number storage 6 for storing serial number data information, each serial interface 3 is connected with a detection end of the watchdog monitoring circuit 2 through one selector switch 4, the watchdog monitoring circuit 2 is connected with a timer 8 for monitoring and timing and a first counter 9 for providing reference time for the watchdog monitoring circuit 2, reset pins of the watchdog monitoring circuit 2 are respectively connected with reset ends of the single chip microcomputers 1, the single chip microcomputers 1 are electrically connected with the controller 5, and the controller 5 is also electrically connected with the selector switch 4, the controller 5 is connected to a second counter 10 that counts the number of times the selector switch 4 is switched.
Further, the data information of the serial number of the single chip microcomputer 1 stored in the serial number storage 6 comprises combined data information of English + number + Chinese + symbol.
The embodiment also discloses a watchdog monitoring method, which is characterized by specifically comprising the following steps:
s1, detecting whether the single chip microcomputer 1 of each path is in a working state in real time by the controller 5, and if so, entering the next step; if not, stopping;
s2, judging the running number of the single chip microcomputer 1, and entering the step S3 when the running number of the single chip microcomputer 1 is single; when the running number of the single chip microcomputer 1 is more than 1, the step S4 is carried out;
s3, the controller 5 acquires the number information of the working single chip microcomputer 1 and controls the selector switch 4 with the corresponding number to work, the corresponding serial interface 3 acquires the signal sent by the single chip microcomputer 1 and transmits the signal to the watchdog monitoring circuit 2, the first counter 9 and the timer 8 are started, once the signal sent by the watchdog monitoring circuit 2 is inconsistent with the preset value within the set time, the corresponding single chip microcomputer 1 is in a dead cycle state, the watchdog monitoring circuit 2 immediately controls the corresponding single chip microcomputer 1 to reset and restart, and then the step S1 is returned;
s4, acquiring the starting number of the singlechips 1 as a preset counter threshold, sequentially acquiring the number information of the working singlechips 1 by the controller 5, starting the second counter 10, counting from 0, switching the switch 4 +1 times every time until the second counter 10 reaches the preset counter threshold, controlling the switch 4 with the corresponding number to work in each switching process, acquiring the signal sent by the singlechips 1 in each working state by the corresponding serial interface 3 according to the cycle time, transmitting the signal to the watchdog monitoring circuit 2, starting the first counter 9 and the timer 8, indicating that the corresponding singlechips 1 are in a dead cycle state once the signal sent by the watchdog monitoring circuit 2 is inconsistent with the preset value within the specified time, immediately controlling the corresponding singlechips 1 to reset by the watchdog monitoring circuit 2, and then returns to step S1.
When the system works, the controller 5 detects whether the single chip microcomputer 1 of each path is in a working state in real time, and if not, the system stops; if yes, judging the running number of the single-chip microcomputers 1, when the running number of the single-chip microcomputers 1 is single, acquiring the number information of the working single-chip microcomputers 1 by a controller 5, controlling the selector switches 4 with corresponding numbers to work, acquiring the signals sent by the single-chip microcomputers 1 by the corresponding serial interfaces 3, transmitting the signals to a watchdog monitoring circuit 2, starting a first counter 9 and a timer 8, indicating that the corresponding single-chip microcomputers 1 are in a closed loop state once the signals sent by the watchdog monitoring circuit 2 are inconsistent with preset signals within a specified time, immediately controlling the corresponding single-chip microcomputers 1 to reset and restart by the watchdog monitoring circuit 2, and returning to a state that whether the single-chip microcomputers 1 in each path are in work or not detected by the controller 5 in real time; when the running number of the single chip microcomputer 1 is more than 1, acquiring the starting number of the single chip microcomputer 1 as a preset counter threshold value, sequentially acquiring the number information of the working single chip microcomputer 1 by a controller 5, starting a second counter 10, counting from 0, and carrying out +1 times every time a change-over switch 4 is changed until the second counter 10 reaches the preset counter threshold value, controlling the change-over switch 4 with the corresponding number to work in each switching process, acquiring a signal sent by the single chip microcomputer 1 in each working state by a corresponding serial interface 3 according to cycle time, transmitting the signal to a watchdog monitoring circuit 2, starting a first counter 9 and a timer 8, indicating that the corresponding single chip microcomputer 1 is in a dead cycle state once the signal sent by the watchdog monitoring circuit 2 is inconsistent with the preset value within a specified time, immediately controlling the corresponding single chip microcomputer 1 by the watchdog monitoring circuit 2 to reset and restart, and then the controller 5 detects whether the single chip microcomputer 1 in each path is in a working state in real time, so that the watchdog monitoring circuit can monitor multiple paths of single chip microcomputers, the monitoring efficiency is improved, and the application range is wider.
Example 2:
as shown in fig. 2, the present invention provides an embodiment: the utility model provides a watchdog monitored control system, further, watchdog monitoring circuit 2 including clock chip 11 and rectification voltage stabilizing circuit 12 that connect gradually, the circuit of this structure is stable.
Example 3:
as shown in fig. 3, the present invention provides an embodiment: a watchdog monitoring system is characterized in that a clock chip 11 is electrically connected with an alarm circuit 13, and the alarm circuit 13 is arranged to alarm and remind when a single chip microcomputer fails.
Example 4:
as shown in fig. 4, the present invention provides an embodiment: a watchdog monitoring system is further characterized in that a display screen 14 used for displaying the work of a corresponding change-over switch 4 is electrically connected to a controller 5, and the display screen 14 is arranged to display the work state of a conjunction switch conveniently.
Example 5:
as shown in fig. 5, the present invention provides an embodiment: a watchdog monitoring system, further, an encryptor 15 electrically connected between each single chip microcomputer 1 and a controller 5, and a decryptor 16 connected to the controller 5.
Further, in the process of acquiring the number information of the single chip microcomputer 1 in step S3, the transmitted number is encrypted by the encryptor 15, and after the number is acquired by the controller 5, the number is transmitted to the decryptor 16 for decoding processing, so that the security is improved by the above-mentioned structural arrangement.
It will be evident to those skilled in the art that the invention is not limited to the details of the foregoing illustrative embodiments, and that the present invention may be embodied in other specific forms without departing from the spirit or essential attributes thereof. The present embodiments are therefore to be considered in all respects as illustrative and not restrictive, the scope of the invention being indicated by the appended claims rather than by the foregoing description, and all changes which come within the meaning and range of equivalency of the claims are therefore intended to be embraced therein.
Claims (8)
1. A watchdog monitoring system is characterized by comprising more than one single chip microcomputer (1), more than one watchdog monitoring circuit (2), more than one serial interface (3) for receiving data sent by the single chip microcomputer (1), more than one selector switch (4) and a controller (5), wherein each single chip microcomputer (1) is connected with a number storage (6) for storing number data information, each serial interface (3) is connected with the detection end of the watchdog monitoring circuit (2) through one selector switch (4), the watchdog monitoring circuit (2) is connected with a timer (8) for monitoring and timing and a first counter (9) for providing reference time for the watchdog monitoring circuit (2), and reset pins of the watchdog monitoring circuit (2) are respectively connected with the reset end of the single chip microcomputer (1), the single chip microcomputer (1) is electrically connected with the controller (5), the controller (5) is also electrically connected with the change-over switch (4), and the controller (5) is connected with a second counter (10) for counting the switching times of the change-over switch (4).
2. A watchdog monitoring system according to claim 1, characterised in that: the watchdog monitoring circuit (2) comprises a clock chip (11) and a rectification voltage-stabilizing circuit (12) which are connected in sequence.
3. A watchdog monitoring system according to claim 2, characterized in that: the clock chip (11) is electrically connected with an alarm circuit (13).
4. A watchdog monitoring system according to claim 1, characterised in that: and a display screen (14) for displaying the work of the corresponding change-over switch (4) is also electrically connected to the controller (5).
5. A watchdog monitoring system according to claim 1, characterised in that: an encryptor (15) electrically connected between each singlechip (1) and the controller (5), and a decryptor (16) connected on the controller (5).
6. A watchdog monitoring system according to claim 1, characterised in that: the number data information of the singlechip (1) stored in the number memory (6) comprises combined data information of English + number + Chinese + symbol.
7. A watchdog monitoring method, which adopts the watchdog monitoring system of any one of claims 1 to 6, and is characterized by specifically comprising the following steps:
s1, detecting whether the single chip microcomputer (1) of each path is in a working state in real time by the controller (5), and if so, entering the next step; if not, stopping;
s2, judging the running number of the single chip microcomputer (1), and entering the step S3 when the running number of the single chip microcomputer (1) is single; when the running number of the single chip microcomputer (1) is more than 1, the step S4 is carried out;
s3, the controller (5) acquires the number information of the working single chip microcomputer (1), controls the selector switch (4) with the corresponding number to work, acquires the signal sent by the single chip microcomputer (1) through the corresponding serial interface (3), transmits the signal to the watchdog monitoring circuit (2), starts the first counter (9) and the timer (8), indicates that the corresponding single chip microcomputer (1) is in a dead cycle state once the signal sent by the watchdog monitoring circuit (2) is inconsistent with the preset value within the specified time, immediately controls the corresponding single chip microcomputer (1) to reset and restart through the watchdog monitoring circuit (2), and then returns to the step S1;
s4, acquiring the starting number of the singlechips (1) as a preset counter threshold, sequentially acquiring the number information of the working singlechips (1) by a controller (5), starting a second counter (10), counting from 0, and counting for +1 time when a change-over switch (4) is changed every time until the second counter (10) reaches the preset counter threshold, controlling the change-over switch (4) with the corresponding number to work in each switching process, acquiring a signal sent by the singlechips (1) in each working state by a corresponding serial interface (3) according to cycle time, transmitting the signal to a watchdog monitoring circuit (2), starting a first counter (9) and a timer (8), and indicating that the corresponding singlechips (1) are in a dead cycle state once the signal sent by the watchdog monitoring circuit (2) is inconsistent with the preset signal within a specified time, immediately, the watchdog monitoring circuit (2) controls the corresponding singlechip (1) to reset and restart, and then the step S1 is returned to.
8. A watchdog monitoring method according to claim 7, characterized in that: in the process of acquiring the number information of the single chip microcomputer (1) in the step S3, the transmitted number is encrypted by the encryptor (15), and after the number is acquired by the controller (5), the number is transmitted to the decryptor (16) for decoding processing.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202111139365.9A CN113590374B (en) | 2021-09-28 | 2021-09-28 | Watchdog monitoring system and monitoring method thereof |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202111139365.9A CN113590374B (en) | 2021-09-28 | 2021-09-28 | Watchdog monitoring system and monitoring method thereof |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN113590374A CN113590374A (en) | 2021-11-02 |
| CN113590374B true CN113590374B (en) | 2021-11-30 |
Family
ID=78242131
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN202111139365.9A Active CN113590374B (en) | 2021-09-28 | 2021-09-28 | Watchdog monitoring system and monitoring method thereof |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN113590374B (en) |
Citations (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US6385274B1 (en) * | 1999-12-24 | 2002-05-07 | Mitsubishi Denki Kabushiki Kaisha | Watchdog timer for resetting microcomputer before runaway |
| CN101110857A (en) * | 2007-08-28 | 2008-01-23 | 中兴通讯股份有限公司 | Veneer reposition monitoring method |
| CN101216788A (en) * | 2008-01-21 | 2008-07-09 | 珠海中慧微电子有限公司 | Reset control chip and method |
| CN101271414A (en) * | 2008-05-06 | 2008-09-24 | 江苏东大金智建筑智能化系统工程有限公司 | Full-range dog-feeding method of embedded system |
| CN109614261A (en) * | 2018-12-12 | 2019-04-12 | 中国航发南方工业有限公司 | Hardware watchdog circuit and single-chip computer control system with the monitoring of task timing |
-
2021
- 2021-09-28 CN CN202111139365.9A patent/CN113590374B/en active Active
Patent Citations (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US6385274B1 (en) * | 1999-12-24 | 2002-05-07 | Mitsubishi Denki Kabushiki Kaisha | Watchdog timer for resetting microcomputer before runaway |
| CN101110857A (en) * | 2007-08-28 | 2008-01-23 | 中兴通讯股份有限公司 | Veneer reposition monitoring method |
| CN101216788A (en) * | 2008-01-21 | 2008-07-09 | 珠海中慧微电子有限公司 | Reset control chip and method |
| CN101271414A (en) * | 2008-05-06 | 2008-09-24 | 江苏东大金智建筑智能化系统工程有限公司 | Full-range dog-feeding method of embedded system |
| CN109614261A (en) * | 2018-12-12 | 2019-04-12 | 中国航发南方工业有限公司 | Hardware watchdog circuit and single-chip computer control system with the monitoring of task timing |
Also Published As
| Publication number | Publication date |
|---|---|
| CN113590374A (en) | 2021-11-02 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN102761439B (en) | Device and method for detecting and recording abnormity on basis of watchdog in PON (Passive Optical Network) access system | |
| CN101976217B (en) | Anomaly detection method and system for network processing unit | |
| CN102681907B (en) | Multifunctional watchdog circuit | |
| US20070050685A1 (en) | Method of resetting an unresponsive system and system capable of recovering from an unresponsive condition | |
| US5864656A (en) | System for automatic fault detection and recovery in a computer system | |
| CN106933690A (en) | A kind of hardware watchdog implementation method based on MCU | |
| CN112099412B (en) | Safety redundancy architecture of micro control unit | |
| CN104750567A (en) | Watchdog reset method based on FPGA | |
| CN101221518B (en) | Method, device and system for preventing timing device overflow of hardware watchdog | |
| CN105634502A (en) | Realization method of key scanning based on state machine | |
| CN113590374B (en) | Watchdog monitoring system and monitoring method thereof | |
| CN113535448A (en) | Multiple watchdog control method and control system thereof | |
| CN116521422A (en) | Watchdog system | |
| CN105929811A (en) | Protection circuit for program deadlock | |
| CN109491824A (en) | A kind of watchdog control method of embedded OS | |
| CN103970571A (en) | Running error recovery method and system for control software of aircraft engine | |
| CN112000505A (en) | Time-interval reliable watchdog circuit and control method thereof | |
| CN203587997U (en) | Multipath digital value input/output unit | |
| CN112148535A (en) | Rack-type equipment double-monitoring system | |
| CN101149702A (en) | Operating system failure testing method and device | |
| US5524117A (en) | Microcomputer system with watchdog monitoring of plural and dependent overlapping output therefrom | |
| CN112947841A (en) | Method, device, equipment and storage medium for reading embedded flash memory data | |
| CN116431377B (en) | Watchdog circuit | |
| CN202735949U (en) | Dual-CPU stability preset device for MCR controller | |
| CN204595834U (en) | A kind of watchdog reset device |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| GR01 | Patent grant | ||
| GR01 | Patent grant |