CN112653331B - Control method of DCDC converter and terminal equipment - Google Patents
Control method of DCDC converter and terminal equipment Download PDFInfo
- Publication number
- CN112653331B CN112653331B CN202011552179.3A CN202011552179A CN112653331B CN 112653331 B CN112653331 B CN 112653331B CN 202011552179 A CN202011552179 A CN 202011552179A CN 112653331 B CN112653331 B CN 112653331B
- Authority
- CN
- China
- Prior art keywords
- value
- output
- actual
- bus voltage
- control quantity
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
Images
Classifications
-
- H—ELECTRICITY
- H02—GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
- H02M—APPARATUS FOR CONVERSION BETWEEN AC AND AC, BETWEEN AC AND DC, OR BETWEEN DC AND DC, AND FOR USE WITH MAINS OR SIMILAR POWER SUPPLY SYSTEMS; CONVERSION OF DC OR AC INPUT POWER INTO SURGE OUTPUT POWER; CONTROL OR REGULATION THEREOF
- H02M3/00—Conversion of dc power input into dc power output
- H02M3/02—Conversion of dc power input into dc power output without intermediate conversion into ac
- H02M3/04—Conversion of dc power input into dc power output without intermediate conversion into ac by static converters
- H02M3/10—Conversion of dc power input into dc power output without intermediate conversion into ac by static converters using discharge tubes with control electrode or semiconductor devices with control electrode
- H02M3/145—Conversion of dc power input into dc power output without intermediate conversion into ac by static converters using discharge tubes with control electrode or semiconductor devices with control electrode using devices of a triode or transistor type requiring continuous application of a control signal
- H02M3/155—Conversion of dc power input into dc power output without intermediate conversion into ac by static converters using discharge tubes with control electrode or semiconductor devices with control electrode using devices of a triode or transistor type requiring continuous application of a control signal using semiconductor devices only
- H02M3/156—Conversion of dc power input into dc power output without intermediate conversion into ac by static converters using discharge tubes with control electrode or semiconductor devices with control electrode using devices of a triode or transistor type requiring continuous application of a control signal using semiconductor devices only with automatic control of output voltage or current, e.g. switching regulators
- H02M3/157—Conversion of dc power input into dc power output without intermediate conversion into ac by static converters using discharge tubes with control electrode or semiconductor devices with control electrode using devices of a triode or transistor type requiring continuous application of a control signal using semiconductor devices only with automatic control of output voltage or current, e.g. switching regulators with digital control
-
- H—ELECTRICITY
- H02—GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
- H02M—APPARATUS FOR CONVERSION BETWEEN AC AND AC, BETWEEN AC AND DC, OR BETWEEN DC AND DC, AND FOR USE WITH MAINS OR SIMILAR POWER SUPPLY SYSTEMS; CONVERSION OF DC OR AC INPUT POWER INTO SURGE OUTPUT POWER; CONTROL OR REGULATION THEREOF
- H02M1/00—Details of apparatus for conversion
- H02M1/14—Arrangements for reducing ripples from dc input or output
Landscapes
- Engineering & Computer Science (AREA)
- Power Engineering (AREA)
- Dc-Dc Converters (AREA)
Abstract
The invention is suitable for the technical field of circuit control, and provides a control method of a DCDC converter and terminal equipment, wherein the method comprises the following steps: acquiring an actual output electric signal, a given output electric signal, a bus voltage actual value and a bus voltage given value of the DCDC converter; calculating a first control quantity according to the actual output electric signal and the given output electric signal; calculating a bus voltage compensation value according to the actual bus voltage value and the given bus voltage value; subtracting the bus voltage compensation value from a preset reference value to obtain a second control quantity; and multiplying the first control quantity and the second control quantity to obtain a target control quantity for controlling the DCDC converter. According to the control method and the control device, the control quantity of the DCDC converter is compensated through the bus voltage compensation value, and bus power frequency ripples introduced by the PFC circuit can be reduced, so that the output voltage quality of the DCDC converter is improved.
Description
Technical Field
The invention belongs to the technical field of circuit control, and particularly relates to a control method of a DCDC converter and terminal equipment.
Background
With the development of switching power supply technology, high efficiency and high power density are becoming development trends. Under the circumstances, the DCDC converter is applied more and more widely in the industry, and the quality demand of the DCDC converter is higher and higher in the industry.
At present, a front stage in a switching Power supply is a Power Factor Correction (PFC) circuit, a rear stage is a direct current to direct current (DCDC) converter, an output end of the PFC circuit is connected with an input end of the DCDC converter, and an output end of the DCDC converter is used for connecting a load. Under the influence of power frequency ripples of the output voltage of the PFC circuit, the output voltage of the DCDC converter can generate large ripples, so that the output voltage is unstable.
Disclosure of Invention
In view of this, embodiments of the present invention provide a method for controlling a DCDC converter and a terminal device, so as to solve the problem of high output voltage ripple of the DCDC converter in the prior art.
A first aspect of an embodiment of the present invention provides a method for controlling a DCDC converter, including:
acquiring an actual output electric signal, a given output electric signal, a bus voltage actual value and a bus voltage given value of the DCDC converter;
calculating a first control quantity according to the actual output electric signal and the given output electric signal;
calculating a bus voltage compensation value according to the actual bus voltage value and the given bus voltage value;
subtracting the bus voltage compensation value from a preset reference value to obtain a second control quantity;
and multiplying the first control quantity and the second control quantity to obtain a target control quantity for controlling the DCDC converter.
A second aspect of the embodiments of the present invention provides a terminal device, which includes a memory, a processor, and a computer program stored in the memory and executable on the processor, wherein the processor implements the steps of the control method of the DCDC converter as described above when executing the computer program.
A third aspect of embodiments of the present invention provides a computer-readable storage medium storing a computer program that, when executed by a processor, implements the steps of the method for controlling a DCDC converter as described above.
Compared with the prior art, the embodiment of the invention has the following beneficial effects: the embodiment provides a control method of a DCDC converter, which comprises the steps of firstly obtaining an actual output electric signal, a given output electric signal, a bus voltage actual value and a bus voltage given value of the DCDC converter; then calculating a first control quantity according to the actual output electric signal and the given output electric signal; calculating a bus voltage compensation value according to the actual bus voltage value and the given bus voltage value; subtracting the bus voltage compensation value from a preset reference value to obtain a second control quantity; and finally, multiplying the first control quantity and the second control quantity to obtain a target control quantity for controlling the DCDC converter. According to the control method and the control device, the control quantity of the DCDC converter is compensated through the bus voltage compensation value, and bus power frequency ripples introduced by the PFC circuit can be reduced, so that the output voltage quality of the DCDC converter is improved, and the power supply stability of the electrical equipment is guaranteed.
Drawings
In order to more clearly illustrate the technical solutions in the embodiments of the present invention, the drawings needed to be used in the embodiments or the prior art descriptions will be briefly described below, and it is obvious that the drawings in the following description are only some embodiments of the present invention, and it is obvious for those skilled in the art to obtain other drawings based on these drawings without inventive exercise.
Fig. 1 is a schematic flow chart illustrating an implementation of a control method of a DCDC converter according to an embodiment of the present invention;
fig. 2 is a schematic structural diagram of a control device of a DCDC converter according to an embodiment of the present invention;
fig. 3 is a control block diagram of a DCDC converter according to an embodiment of the present invention;
fig. 4 is another control block diagram of the DCDC converter according to the embodiment of the present invention;
fig. 5 is a control block diagram of a DCDC converter according to an embodiment of the present invention;
fig. 6 is a schematic diagram of a terminal device according to an embodiment of the present invention.
Detailed Description
In the following description, for purposes of explanation and not limitation, specific details are set forth, such as particular system structures, techniques, etc. in order to provide a thorough understanding of the embodiments of the invention. It will be apparent, however, to one skilled in the art that the present invention may be practiced in other embodiments that depart from these specific details. In other instances, detailed descriptions of well-known systems, devices, circuits, and methods are omitted so as not to obscure the description of the present invention with unnecessary detail.
In order to explain the technical means of the present invention, the following description will be given by way of specific examples.
In one embodiment, as shown in fig. 1, fig. 1 shows a flow of implementing a control method of a DCDC converter, and the process thereof is detailed as follows:
s101: and acquiring an actual output electric signal, a given output electric signal, a bus voltage actual value and a bus voltage given value of the DCDC converter.
In this embodiment, the actual output electrical signal may include an output voltage actual value and an output current actual value, and the given output electrical signal may include an output voltage given value and an output current given value.
S102: and calculating a first control quantity according to the actual output electric signal and the given output electric signal.
In one embodiment, the actual output electrical signal comprises an actual value of an output voltage, and the given output electrical signal comprises a given value of the output voltage; the specific implementation flow of S102 in fig. 1 includes:
s201: subtracting the actual value of the output voltage from the set value of the output voltage to obtain a voltage deviation value;
s202: and inputting the voltage deviation value into a first PI controller, and taking the output value of the first PI controller as the first control quantity.
In the present embodiment, as shown in fig. 3, fig. 3 shows a control block diagram of the DCDC converter provided in the present embodiment, wherein the given value U of the output voltage is seto_refSubtracting the actual value U of the output voltageoAnd inputting the voltage deviation value into the PI controller to obtain a first control quantity.
In one embodiment, the actual output electrical signal comprises an actual value of an output voltage, and the given output electrical signal comprises a given value of the output voltage; the specific implementation flow of S102 in fig. 1 includes:
s301: subtracting the actual value of the output voltage from the set value of the output voltage to obtain a voltage deviation value;
s302: and inputting the voltage deviation value into a first PI controller, and calculating the first control quantity according to the output value of the first PI controller.
In one embodiment, the actual output electrical signal comprises an actual value of an output current; the specific implementation process of S302 includes:
s401: calculating current variation according to the actual value of the output current in the current sampling period and the actual value of the output current in the previous sampling period;
s402: calculating a third control quantity according to the current variation and a first preset coefficient;
s403: and adding the third control quantity to the output value of the first PI controller to obtain the first control quantity.
In this embodiment, because the output current changes when the load changes, the output current actual value of the previous sampling period may be subtracted from the output current actual value of the current sampling period to obtain the output current variation, and the variation of the load is reflected according to the variation of the output current.
Specifically, if the load suddenly rises, the actual value of the output voltage decreases, and the actual value of the output current increases, so that the current change amount becomes a positive value, and a third control amount obtained from the current change amount is added to the voltage control loop at the time of the load sudden rise, so that the target control amount can be increased, thereby increasing the duty ratio of the PWM signal to adjust the decreased output voltage upward. If the load suddenly drops, the actual value of the output voltage rises, the actual value of the output current drops, therefore, the current variation is a negative value, and the third control quantity obtained according to the current variation is added into the voltage control loop when the load suddenly drops, so that the target control quantity can be reduced, the duty ratio of the PWM signal is reduced, and the rising output voltage is adjusted to be low. Based on the above process, the method provided by this embodiment can not only reduce the output voltage ripple of the circuit, but also effectively stabilize the output voltage at the preset voltage value, thereby improving the dynamic response capability of the circuit and reducing the output voltage ripple of the circuit.
In an embodiment, the specific implementation process of S402 includes:
and multiplying the current variation by the first preset coefficient to obtain the third control quantity.
In this embodiment, fig. 4 shows another control block diagram of a DCDC converter, as shown in fig. 4, the actual value Io of the output current in the current sampling period is subtracted from the actual value I1 of the output current in the previous sampling period to obtain a current variation, the current variation is then multiplied by a first preset coefficient K1 to obtain a third control amount, and finally the third control amount is added to the output value of the first PI controller to obtain the first control amount.
In an embodiment, the specific implementation flow of S402 includes:
calculating an absolute value of the current change quantity to obtain an absolute value of the current change;
multiplying the absolute value of the current change by the current change to obtain a fourth control quantity;
and multiplying the fourth control quantity by the first preset coefficient to obtain the third control quantity.
In the present embodiment, fig. 5 shows a control block diagram of another DCDC converter, as shown in fig. 5, a current change absolute value is multiplied by a current change amount, and then the multiplied value is multiplied by a first preset coefficient K1 to obtain a third control amount.
In this embodiment, a value of the first preset coefficient may be determined through an experiment, specifically, a plurality of experiment preset coefficients are set, after the fourth control quantity is obtained, the fourth control quantity is multiplied by each experiment preset coefficient to obtain a corresponding third control quantity, then a target control quantity is calculated according to each third control quantity, and finally, an output voltage waveform corresponding to the circuit under the control of each experiment preset coefficient is collected. And if the experiment preset coefficient meeting the preset condition exists, taking the experiment preset coefficient meeting the preset condition as a first preset coefficient. The preset condition is that the time period in which the deviation value of the output voltage and the given voltage in the output voltage waveform adjusted by the experiment preset coefficient is larger than the preset deviation value is smaller than the preset time length.
Optionally, the preset deviation value is 5% of the given voltage, and the preset time period may be 200 us.
Further, if the number of the experimental preset coefficients meeting the preset condition is greater than 1, the experimental preset coefficient with the shortest time period in which the deviation value of the output voltage and the given voltage in the output voltage waveform is greater than the preset deviation value is selected as the first preset coefficient from the experimental preset coefficients meeting the preset condition.
S103: and calculating a bus voltage compensation value according to the actual bus voltage value and the given bus voltage value.
In one embodiment, the specific implementation process of S103 in fig. 1 includes:
subtracting the given bus voltage value from the actual bus voltage value to obtain a bus voltage deviation value;
and multiplying the bus voltage deviation value by a second preset coefficient to obtain the bus voltage compensation value.
In this embodiment, the actual value of the bus voltage U is set as shown in fig. 3 to 6busMinus given value U of bus voltagebusrefAnd then multiplying the bus voltage deviation value by a second preset coefficient K2 to obtain a bus voltage compensation value.
In one embodiment, the second predetermined coefficient is greater than zero, and the second predetermined coefficient increases as the load factor of the DCDC converter increases. Preferably, the second predetermined coefficient may be valued based on a criterion that the bus voltage compensation value falls between [ -1,1 ].
S104: and subtracting the bus voltage compensation value from a preset reference value to obtain a second control quantity.
In the present embodiment, referring to fig. 3 to 6, the preset reference value may be 1.
Specifically, since most of the output voltage ripples of the DCDC converter are inherited front-stage bus voltage ripples, the front-stage bus voltage ripples and the output voltage ripples of the DCDC converter have good synchronism. For example, if the bus voltage deviation value is greater than zero, the actual value of the output voltage may be greater than the given value of the output voltage based on the correlation between the bus voltage and the output voltage. At this time, the bus voltage compensation value calculated in S103 falls between [0,1], and then the bus voltage compensation value is subtracted from 1, so that the second controlled variable falls between [0,1], and thus the original first controlled variable can be reduced by multiplying the first controlled variable by the second controlled variable, and a larger output voltage is reduced by the compensated target controlled variable.
If the bus voltage deviation value is smaller than zero, the actual value of the output voltage is smaller than the given value of the output voltage based on the relevant characteristics of the bus voltage and the output voltage. At this time, the bus voltage compensation value calculated by S103 falls between [ -1,0], and then the bus voltage compensation value is subtracted from 1 to obtain a second control amount which falls between [1,2], so that the original first control amount can be increased by multiplying the second control amount by the first control amount, and then the smaller output voltage is increased by the compensated target control amount.
S105: and multiplying the first control quantity and the second control quantity to obtain a target control quantity for controlling the DCDC converter.
Specifically, in the present embodiment, the first control quantity is adjusted by multiplying the second control quantity by the first control quantity, which not only optimizes the output voltage ripple, but also enables the target control quantity to still maintain the control characteristic of the original first control quantity, thereby further optimizing the control effect.
After obtaining the target control quantity MoutThen, according to the target control quantity MoutAnd generating a PWM signal, wherein the PWM signal is used for controlling the on-off of a switch tube in the DCDC converter.
Known from the above embodiment, this embodiment optimizes to the bus power frequency ripple according to the phenomenon that the heavier the output load is, the bigger the bus power frequency ripple, and through sampling the bus voltage, the second control quantity obtained according to the bus voltage given value and the bus voltage actual value is compensated to the final output, thereby reducing the output voltage ripple and ensuring the output stability of the DCDC converter.
It should be understood that, the sequence numbers of the steps in the foregoing embodiments do not imply an execution sequence, and the execution sequence of each process should be determined by its function and inherent logic, and should not constitute any limitation to the implementation process of the embodiments of the present invention.
In an embodiment, as shown in fig. 2, fig. 2 shows a structure of a control apparatus 100 of a DCDC converter provided in this embodiment, which includes:
the signal acquisition module 110 is configured to acquire an actual output electrical signal, a given output electrical signal, a bus voltage actual value, and a bus voltage given value of the DCDC converter;
a first control quantity calculating module 120, configured to calculate a first control quantity according to the actual output electrical signal and the given output electrical signal;
a bus voltage compensation value calculating module 130, configured to calculate a bus voltage compensation value according to the actual bus voltage value and the given bus voltage value;
the second control quantity calculation module 140 is configured to subtract the bus voltage compensation value from a preset reference value to obtain a second control quantity;
and a target control amount calculating module 150, configured to multiply the first control amount and the second control amount to obtain a target control amount for controlling the DCDC converter.
In one embodiment, the actual output electrical signal comprises an actual value of an output voltage, and the given output electrical signal comprises a given value of the output voltage; the first control amount calculation module 120 includes:
the voltage deviation value calculating unit is used for subtracting the actual value of the output voltage from the set value of the output voltage to obtain a voltage deviation value;
and the first control quantity acquisition unit is used for inputting the voltage deviation value into a first PI controller and taking the output value of the first PI controller as the first control quantity.
In one embodiment, the actual output electrical signal comprises an actual value of an output voltage, and the given output electrical signal comprises a given value of the output voltage; the first control amount calculation module 120 includes:
the first PI control unit is used for subtracting the actual value of the output voltage from the given value of the output voltage to obtain a voltage deviation value;
and the first control quantity calculating unit is used for inputting the voltage deviation value into a first PI controller and calculating the first control quantity according to the output value of the first PI controller.
In one embodiment, the actual output electrical signal comprises an actual value of an output current; the first control amount calculation unit includes:
the current change amount calculation operator unit is used for calculating current change amount according to the actual output current value of the current sampling period and the actual output current value of the previous sampling period;
the third control quantity calculating sub-unit is used for calculating a third control quantity according to the current variation and the first preset coefficient;
and the first control quantity calculation sub-unit is used for adding the third control quantity and the output value of the first PI controller to obtain the first control quantity.
In one embodiment, the third control amount calculating sub-round includes:
and multiplying the current variation by the first preset coefficient to obtain the third control quantity.
In one embodiment, the third control amount calculating sub-round may further include:
calculating an absolute value of the current change quantity to obtain an absolute value of the current change;
multiplying the absolute value of the current change by the current change to obtain a fourth control quantity;
and multiplying the fourth control quantity by the first preset coefficient to obtain the third control quantity.
In one embodiment, the bus voltage compensation value calculation module 130 in fig. 2 includes:
the bus voltage deviation calculation unit is used for subtracting the given bus voltage value from the actual bus voltage value to obtain a bus voltage deviation value;
and the compensation value calculating unit is used for multiplying the bus voltage deviation value by a second preset coefficient to obtain the bus voltage compensation value.
In one embodiment, the second predetermined coefficient is greater than zero, and the second predetermined coefficient increases as the load factor of the DCDC converter increases.
Known from the above embodiments, in this embodiment, the control quantity of the DCDC converter is compensated by the bus voltage compensation value, and the bus power frequency ripple introduced by the PFC circuit can be reduced, so that the output voltage quality of the DCDC converter is improved, and the power supply stability of the electrical equipment is ensured.
Fig. 6 is a schematic diagram of a terminal device according to an embodiment of the present invention. As shown in fig. 6, the terminal device 6 of this embodiment includes: a processor 60, a memory 61 and a computer program 62 stored in said memory 61 and executable on said processor 60. The processor 60, when executing the computer program 62, implements the steps in the various method embodiments described above, such as the steps 101 to 105 shown in fig. 1. Alternatively, the processor 60, when executing the computer program 62, implements the functions of the modules/units in the above-mentioned device embodiments, such as the functions of the modules 110 to 150 shown in fig. 2.
The computer program 62 may be divided into one or more modules/units that are stored in the memory 61 and executed by the processor 60 to implement the present invention. The one or more modules/units may be a series of computer program instruction segments capable of performing specific functions, which are used to describe the execution of the computer program 62 in the terminal device 6.
The terminal device 6 may be a desktop computer, a notebook, a palm computer, a cloud server, or other computing devices. The terminal device may include, but is not limited to, a processor 60, a memory 61. Those skilled in the art will appreciate that fig. 6 is merely an example of a terminal device 6 and does not constitute a limitation of terminal device 6 and may include more or less components than those shown, or some components in combination, or different components, for example, the terminal device may also include input output devices, network access devices, buses, etc.
The Processor 60 may be a Central Processing Unit (CPU), other general purpose Processor, a Digital Signal Processor (DSP), an Application Specific Integrated Circuit (ASIC), an off-the-shelf Programmable Gate Array (FPGA) or other Programmable logic device, discrete Gate or transistor logic, discrete hardware components, etc. A general purpose processor may be a microprocessor or the processor may be any conventional processor or the like.
The memory 61 may be an internal storage unit of the terminal device 6, such as a hard disk or a memory of the terminal device 6. The memory 61 may also be an external storage device of the terminal device 6, such as a plug-in hard disk, a Smart Media Card (SMC), a Secure Digital (SD) Card, a Flash memory Card (Flash Card), and the like, which are provided on the terminal device 6. Further, the memory 61 may also include both an internal storage unit and an external storage device of the terminal device 6. The memory 61 is used for storing the computer programs and other programs and data required by the terminal device. The memory 61 may also be used to temporarily store data that has been output or is to be output.
It will be apparent to those skilled in the art that, for convenience and brevity of description, only the above-mentioned division of the functional units and modules is illustrated, and in practical applications, the above-mentioned function distribution may be performed by different functional units and modules according to needs, that is, the internal structure of the apparatus is divided into different functional units or modules to perform all or part of the above-mentioned functions. Each functional unit and module in the embodiments may be integrated in one processing unit, or each unit may exist alone physically, or two or more units are integrated in one unit, and the integrated unit may be implemented in a form of hardware, or in a form of software functional unit. In addition, specific names of the functional units and modules are only for convenience of distinguishing from each other, and are not used for limiting the protection scope of the present application. The specific working processes of the units and modules in the system may refer to the corresponding processes in the foregoing method embodiments, and are not described herein again.
In the above embodiments, the descriptions of the respective embodiments have respective emphasis, and reference may be made to the related descriptions of other embodiments for parts that are not described or illustrated in a certain embodiment.
Those of ordinary skill in the art will appreciate that the various illustrative elements and algorithm steps described in connection with the embodiments disclosed herein may be implemented as electronic hardware or combinations of computer software and electronic hardware. Whether such functionality is implemented as hardware or software depends upon the particular application and design constraints imposed on the implementation. Skilled artisans may implement the described functionality in varying ways for each particular application, but such implementation decisions should not be interpreted as causing a departure from the scope of the present invention.
In the embodiments provided in the present invention, it should be understood that the disclosed apparatus/terminal device and method may be implemented in other ways. For example, the above-described embodiments of the apparatus/terminal device are merely illustrative, and for example, the division of the modules or units is only one logical division, and there may be other divisions when actually implemented, for example, a plurality of units or components may be combined or integrated into another system, or some features may be omitted, or not executed. In addition, the shown or discussed mutual coupling or direct coupling or communication connection may be an indirect coupling or communication connection through some interfaces, devices or units, and may be in an electrical, mechanical or other form.
The units described as separate parts may or may not be physically separate, and parts displayed as units may or may not be physical units, may be located in one place, or may be distributed on a plurality of network units. Some or all of the units can be selected according to actual needs to achieve the purpose of the solution of the embodiment.
In addition, functional units in the embodiments of the present invention may be integrated into one processing unit, or each unit may exist alone physically, or two or more units are integrated into one unit. The integrated unit may be implemented in the form of hardware, or may also be implemented in the form of a software functional unit.
The integrated modules/units, if implemented in the form of software functional units and sold or used as separate products, may be stored in a computer readable storage medium. Based on such understanding, all or part of the flow of the method according to the embodiments of the present invention may also be implemented by a computer program, which may be stored in a computer-readable storage medium, and when the computer program is executed by a processor, the steps of the method embodiments may be implemented. . Wherein the computer program comprises computer program code, which may be in the form of source code, object code, an executable file or some intermediate form, etc. The computer-readable medium may include: any entity or device capable of carrying the computer program code, recording medium, U.S. disk, removable hard disk, magnetic diskette, optical disk, computer Memory, Read-Only Memory (ROM), Random Access Memory (RAM), electrical carrier wave signal, telecommunications signal, and software distribution medium, etc. It should be noted that the computer readable medium may contain content that is subject to appropriate increase or decrease as required by legislation and patent practice in jurisdictions, for example, in some jurisdictions, computer readable media does not include electrical carrier signals and telecommunications signals as is required by legislation and patent practice.
The above-mentioned embodiments are only used for illustrating the technical solutions of the present invention, and not for limiting the same; although the present invention has been described in detail with reference to the foregoing embodiments, it will be understood by those of ordinary skill in the art that: the technical solutions described in the foregoing embodiments may still be modified, or some technical features may be equivalently replaced; such modifications and substitutions do not substantially depart from the spirit and scope of the embodiments of the present invention, and are intended to be included within the scope of the present invention.
Claims (10)
1. A method for controlling a DCDC converter, comprising:
acquiring an actual output electric signal, a given output electric signal, a bus voltage actual value and a bus voltage given value of the DCDC converter; the actual bus voltage value is the direct current bus voltage at the input end of the DCDC converter;
calculating a first control quantity according to the actual output electric signal and the given output electric signal;
calculating a bus voltage compensation value according to the actual bus voltage value and the given bus voltage value;
subtracting the bus voltage compensation value from a preset reference value to obtain a second control quantity;
and multiplying the first control quantity and the second control quantity to obtain a target control quantity for controlling the DCDC converter.
2. The method of controlling a DCDC converter according to claim 1, wherein the actual output electrical signal includes an output voltage actual value, and the given output electrical signal includes an output voltage given value;
said calculating a first control quantity from said actual output electrical signal and said given output electrical signal comprises:
subtracting the actual value of the output voltage from the set value of the output voltage to obtain a voltage deviation value;
and inputting the voltage deviation value into a first PI controller, and taking the output value of the first PI controller as the first control quantity.
3. The method of controlling a DCDC converter according to claim 1, wherein the actual output electrical signal includes an output voltage actual value, and the given output electrical signal includes an output voltage given value;
said calculating a first control quantity from said actual output electrical signal and said given output electrical signal comprises:
subtracting the actual value of the output voltage from the set value of the output voltage to obtain a voltage deviation value;
and inputting the voltage deviation value into a first PI controller, and calculating the first control quantity according to the output value of the first PI controller.
4. The method of controlling a DCDC converter according to claim 3, wherein the actual output electrical signal includes an output current actual value;
the calculating the first control amount according to the output value of the first PI controller includes:
calculating current variation according to the actual value of the output current in the current sampling period and the actual value of the output current in the previous sampling period;
calculating a third control quantity according to the current variation and a first preset coefficient;
and adding the third control quantity and the output value of the first PI controller to obtain the first control quantity.
5. The method according to claim 4, wherein the calculating a third control amount according to the current variation and a first predetermined coefficient includes:
and multiplying the current variation by the first preset coefficient to obtain the third control quantity.
6. The method according to claim 4, wherein the calculating a third control amount according to the current variation and a first predetermined coefficient includes:
calculating an absolute value of the current change quantity to obtain an absolute value of the current change;
multiplying the absolute value of the current change by the current change to obtain a fourth control quantity;
and multiplying the fourth control quantity by the first preset coefficient to obtain the third control quantity.
7. The method of controlling a DCDC converter according to claim 1, wherein the calculating a bus voltage compensation value based on the actual bus voltage value and the given bus voltage value comprises:
subtracting the given bus voltage value from the actual bus voltage value to obtain a bus voltage deviation value;
and multiplying the bus voltage deviation value by a second preset coefficient to obtain the bus voltage compensation value.
8. The method according to claim 7, wherein the second predetermined coefficient is greater than zero, and the second predetermined coefficient increases as the load factor of the DCDC converter increases.
9. A terminal device comprising a memory, a processor and a computer program stored in the memory and executable on the processor, characterized in that the processor implements the steps of the method according to any of claims 1 to 8 when executing the computer program.
10. A computer-readable storage medium, in which a computer program is stored which, when being executed by a processor, carries out the steps of the method according to any one of claims 1 to 8.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202011552179.3A CN112653331B (en) | 2020-12-24 | 2020-12-24 | Control method of DCDC converter and terminal equipment |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202011552179.3A CN112653331B (en) | 2020-12-24 | 2020-12-24 | Control method of DCDC converter and terminal equipment |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN112653331A CN112653331A (en) | 2021-04-13 |
| CN112653331B true CN112653331B (en) | 2022-05-10 |
Family
ID=75360235
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN202011552179.3A Active CN112653331B (en) | 2020-12-24 | 2020-12-24 | Control method of DCDC converter and terminal equipment |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN112653331B (en) |
Citations (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| WO2017107401A1 (en) * | 2015-12-23 | 2017-06-29 | 厦门科华恒盛股份有限公司 | Direct-current bus voltage ripple compensation method and photovoltaic inverter |
Family Cites Families (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP5136364B2 (en) * | 2008-11-06 | 2013-02-06 | 富士電機株式会社 | Control method of power factor correction circuit |
| CN102545563A (en) * | 2012-01-11 | 2012-07-04 | 西南交通大学 | Power factor correction (PFC) conversion control method for low output voltage ripple and device thereof |
| CN102857087B (en) * | 2012-09-17 | 2015-01-14 | 海信（山东）空调有限公司 | Adaptive control method of power factor |
| CN106208668B (en) * | 2016-09-07 | 2019-07-19 | 广州金升阳科技有限公司 | Pfc circuit, PFC control circuit and Switching Power Supply |
-
2020
- 2020-12-24 CN CN202011552179.3A patent/CN112653331B/en active Active
Patent Citations (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| WO2017107401A1 (en) * | 2015-12-23 | 2017-06-29 | 厦门科华恒盛股份有限公司 | Direct-current bus voltage ripple compensation method and photovoltaic inverter |
Also Published As
| Publication number | Publication date |
|---|---|
| CN112653331A (en) | 2021-04-13 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN112671232B (en) | LLC resonant circuit control method and device and terminal equipment | |
| CN112751400A (en) | Current-sharing control method for power supply parallel operation system and terminal equipment | |
| CN113162112A (en) | Bus voltage control method of photovoltaic grid-connected and off-grid system and photovoltaic grid-connected and off-grid system | |
| CN114188934A (en) | Method and device for constructing disturbance stability analysis model of double-ring control direct current system | |
| CN111697556A (en) | Operation control method of electrical equipment and terminal equipment | |
| CN112600405B (en) | Control method and device of unidirectional PFC circuit and terminal equipment | |
| CN112953270B (en) | Three-phase three-level rectifier neutral point balance control method and device and terminal equipment | |
| CN112653331B (en) | Control method of DCDC converter and terminal equipment | |
| CN110061663B (en) | Current limiting method and system of motor and terminal equipment | |
| CN112653330B (en) | Control method for improving LLC resonant circuit load dynamic response and terminal equipment | |
| CN116488263A (en) | Anti-reflux control method, control equipment, system and medium for optical storage system | |
| CN112838657B (en) | Control method and device of charging system and terminal equipment | |
| CN115296532A (en) | Control method and device of booster circuit and electronic equipment | |
| CN115036929A (en) | Parallel APF control method and device | |
| CN111987922B (en) | Method for controlling input current of three-phase Vienna rectifier and terminal equipment | |
| CN109962634B (en) | Inverter control method, inverter control device, and electronic apparatus | |
| CN112600445B (en) | Control method and device of three-level rectifier circuit and terminal equipment | |
| CN113110683B (en) | Power efficiency adjusting method, terminal and computer readable storage medium | |
| CN112688544B (en) | Harmonic compensation method and device of inverter circuit and terminal equipment | |
| CN112003459B (en) | Current control method and system of staggered parallel topology | |
| CN112311263B (en) | Rectifier PWM wave modulation method and device | |
| CN112286272A (en) | Dynamic limiting method and device for output electric signal | |
| CN117477971A (en) | Control method and device of rectifying circuit, controller and storage medium | |
| CN117728645A (en) | Converter control method and device, controller and storage medium | |
| CN117424444A (en) | PFC control method of direct current power supply, direct current power supply and power supply equipment |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| GR01 | Patent grant | ||
| GR01 | Patent grant |