CN112564049B - Fault shutdown control method of ANPC type three-level inverter - Google Patents

Fault shutdown control method of ANPC type three-level inverter Download PDF

Info

Publication number
CN112564049B
CN112564049B CN202110201258.8A CN202110201258A CN112564049B CN 112564049 B CN112564049 B CN 112564049B CN 202110201258 A CN202110201258 A CN 202110201258A CN 112564049 B CN112564049 B CN 112564049B
Authority
CN
China
Prior art keywords
switching tube
tube
switch tube
fault
switching
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
CN202110201258.8A
Other languages
Chinese (zh)
Other versions
CN112564049A (en
Inventor
吴龙生
陈建明
杨�一
卢钢
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
ZHEJIANG HRV ELECTRIC CO Ltd
Original Assignee
ZHEJIANG HRV ELECTRIC CO Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by ZHEJIANG HRV ELECTRIC CO Ltd filed Critical ZHEJIANG HRV ELECTRIC CO Ltd
Priority to CN202110201258.8A priority Critical patent/CN112564049B/en
Publication of CN112564049A publication Critical patent/CN112564049A/en
Application granted granted Critical
Publication of CN112564049B publication Critical patent/CN112564049B/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • H—ELECTRICITY
    • H02—GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
    • H02H—EMERGENCY PROTECTIVE CIRCUIT ARRANGEMENTS
    • H02H7/00—Emergency protective circuit arrangements specially adapted for specific types of electric machines or apparatus or for sectionalised protection of cable or line systems, and effecting automatic switching in the event of an undesired change from normal working conditions
    • H02H7/10—Emergency protective circuit arrangements specially adapted for specific types of electric machines or apparatus or for sectionalised protection of cable or line systems, and effecting automatic switching in the event of an undesired change from normal working conditions for converters; for rectifiers
    • H02H7/12—Emergency protective circuit arrangements specially adapted for specific types of electric machines or apparatus or for sectionalised protection of cable or line systems, and effecting automatic switching in the event of an undesired change from normal working conditions for converters; for rectifiers for static converters or rectifiers
    • H02H7/122—Emergency protective circuit arrangements specially adapted for specific types of electric machines or apparatus or for sectionalised protection of cable or line systems, and effecting automatic switching in the event of an undesired change from normal working conditions for converters; for rectifiers for static converters or rectifiers for inverters, i.e. dc/ac converters
    • H—ELECTRICITY
    • H02—GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
    • H02M—APPARATUS FOR CONVERSION BETWEEN AC AND AC, BETWEEN AC AND DC, OR BETWEEN DC AND DC, AND FOR USE WITH MAINS OR SIMILAR POWER SUPPLY SYSTEMS; CONVERSION OF DC OR AC INPUT POWER INTO SURGE OUTPUT POWER; CONTROL OR REGULATION THEREOF
    • H02M7/00—Conversion of ac power input into dc power output; Conversion of dc power input into ac power output
    • H02M7/42—Conversion of dc power input into ac power output without possibility of reversal
    • H02M7/44—Conversion of dc power input into ac power output without possibility of reversal by static converters
    • H02M7/48—Conversion of dc power input into ac power output without possibility of reversal by static converters using discharge tubes with control electrode or semiconductor devices with control electrode
    • H02M7/483—Converters with outputs that each can have more than two voltages levels
    • H02M7/487—Neutral point clamped inverters

Landscapes

  • Engineering & Computer Science (AREA)
  • Power Engineering (AREA)
  • Inverter Devices (AREA)

Abstract

The application discloses a fault shutdown control method of an ANPC type three-level inverter, wherein when a fault is triggered in the positive half cycle at the first moment, a first switching tube is immediately turned off, and a fifth switching tube and a sixth switching tube are turned on at the second moment, so that the voltages of the second switching tube and the third switching tube can be forcibly clamped at the half bus voltage, and the second switching tube and the third switching tube are protected from being damaged due to overvoltage stress. Similarly, when the fault is triggered in the negative half cycle at the first moment, the fourth switching tube is immediately turned off, and the fifth switching tube and the sixth switching tube are turned on at the second moment, so that the voltages of the second switching tube and the third switching tube can be forcibly clamped at the half bus voltage, the second switching tube and the third switching tube are protected from being damaged due to overvoltage stress, and the service life of the circuit is prolonged.

Description

Fault shutdown control method of ANPC type three-level inverter
Technical Field
The application relates to the technical field of power electronics, in particular to a fault shutdown control method of an ANPC type three-level inverter.
Background
The inverter is a converter which converts direct current electric energy (batteries and storage batteries) into constant-frequency constant-voltage or frequency-modulation voltage-regulation alternating current. Active Neutral-point-clamped (ANPC) type three-level inverter topologies are commonly used in photovoltaic inverters for high-voltage high-power applications. Fig. 1 is a schematic diagram of a main circuit topology of an ANPC type three-level inverter provided in the prior art. As shown in FIG. 1, the circuit includes first to sixth switching tubes T1 to T6, first to sixth diodes D1 to D6, a first capacitor C1 and a second capacitor C2, wherein: the first switch tube T1 is connected with the first diode D1 in anti-parallel, the second switch tube T2 is connected with the second diode D2 in anti-parallel, the third switch tube T3 is connected with the third diode D3 in anti-parallel, the fourth switch tube T4 is connected with the fourth diode D4 in anti-parallel, the fifth switch tube T5 is connected with the fifth diode D5 in anti-parallel, the sixth switch tube T6 is connected with the sixth diode D6 in anti-parallel, the first end of the first switch tube T1 is connected with the positive pole of the bus, the second end of the fourth switch tube T4 is connected with the negative pole of the bus, the second end of the first switch tube T42 is connected with the second switch tube T2 and the first end of the fifth switch tube T5, the first end of the fourth switch tube T4 is connected with the second ends of the third switch tube T3 and the sixth switch tube T6, the second end of the fifth switch tube T5 and the first end of the sixth switch tube T6 are connected together, the midpoint of the first switch tube T597 and the bus 3 are connected as the midpoint of the first switch tube T1, a second capacitor C2 is connected between the negative terminal of the bus and the midpoint of the bus.
The fault shutdown logic of a conventional ANPC type three-level inverter is:
the first method comprises the following steps: in the positive half-cycle (I)L>0) When a fault is triggered, the first switching tube T1 and the fifth switching tube T5 are turned off at the same time, and the second switching tube T2 is turned off after a dead time; in the negative half-cycle (I)L<0) When a fault is triggered, the fourth switching tube T4 and the sixth switching tube T6 are turned off at the same time, and the third switching tube T3 is turned off after a dead time (T02-T01). The logic diagram of the fail-off control method is shown in fig. 2, I in fig. 2LIndicating the output current at the output of the bridge arm.
And the second method comprises the following steps: in the positive half-cycle (I)L>0) When a fault is triggered, the first switching tube T1 is turned off, and after a dead time, the second switching tube T2 and the fifth switching tube T5 are turned off at the same time; in the negative half-cycle (I)L<0) When a fault is triggered, the fourth switching tube T4 is turned off first, and after a dead time (T02-T01), the third switching tube T3 and the sixth switching tube T6 are turned off at the same time. The logic diagram under the fail-off control method is shown in fig. 3.
In the two manners, when a positive half cycle triggers a fault, and the first switching tube T1, the second switching tube T2, and the fifth switching tube T5 are all turned off, the third diode D3 and the fourth diode D4 are turned on to form a freewheeling circuit, so that the first switching tube T1 and the second switching tube T2 bear a bus voltage together, and the voltages actually borne by the first switching tube T1 and the second switching tube T2 are larger than the bus voltage due to the parasitic inductance between the first capacitor C1 and the first switching tube T1, and in addition, since the parasitic capacitances of the switching tubes are not equal to each other, the bus voltage is not shared by the first switching tube T1 and the second switching tube T2, so that the second switching tube T2 may be damaged by overvoltage. Similarly, in the negative half cycle, the third switch tube T3 may be damaged by overvoltage.
In view of the above prior art, a method for controlling shutdown of an ANPC type three-level inverter by fault to avoid overvoltage damage of a switching tube is an urgent problem to be solved by those skilled in the art.
Disclosure of Invention
The application aims to provide a fault shutdown control method of an ANPC type three-level inverter, which is used for protecting a second switching tube and a third switching tube from being damaged due to overvoltage stress when fault shutdown occurs, and prolonging the service life of a circuit.
To solve the above technical problems, the present application provides a method for controlling shutdown due to a fault in an ANPC type three-level inverter, the ANPC type three-level inverter comprises a first switching tube, a second switching tube, a third switching tube, a fourth switching tube, a fifth switching tube and a sixth switching tube, the first end of the first switch tube is connected with the positive pole of the bus, the second end of the fourth switch tube is connected with the negative pole of the bus, the second end of the first switch tube is connected with the first ends of the second switch tube and the fifth switch tube, the first end of the fourth switching tube is connected with the second ends of the third switching tube and the sixth switching tube, the second end of the fifth switching tube and the first end of the sixth switching tube are both connected to the midpoint of the bus, the second end of the second switching tube and the first end of the third switching tube are connected together to serve as a bridge arm output end, and the fault shutdown control method comprises the following steps:
triggering a fault at a first time, positive half-cycle: turning off the first switching tube at the first moment, turning on the fifth switching tube and the sixth switching tube at the second moment, turning off the second switching tube at the third moment, and turning off the fifth switching tube and the sixth switching tube at the fourth moment;
triggering a fault at the first time minus half cycle: turning off the fourth switching tube at the first moment, turning on the fifth switching tube and the sixth switching tube at the second moment, turning off the third switching tube at the third moment, and turning off the fifth switching tube and the sixth switching tube at the fourth moment;
the first time is less than the second time, the second time is less than the third time, and the third time is less than the fourth time.
Preferably, the first switch tube, the second switch tube, the third switch tube, the fourth switch tube, the fifth switch tube and the sixth switch tube are one of a field effect transistor and an insulated gate bipolar transistor.
Preferably, the first switch tube, the second switch tube, the third switch tube, the fourth switch tube, the fifth switch tube and the sixth switch tube are insulated gate bipolar transistors with body diodes.
Preferably, the ANPC type three-level inverter operates in an active state.
Preferably, the method further comprises the following steps:
and acquiring a fault signal sent by a fault feedback unit.
Preferably, the fault signal is in particular an overvoltage signal.
Preferably, the fault signal is an overcurrent signal.
Preferably, the fault signal is in particular an overtemperature signal.
The fault shutdown control method of the ANPC type three-level inverter provided by the application has the advantages that when the fault is triggered in the positive half cycle at the first moment, the first switching tube is immediately turned off, and the fifth switching tube and the sixth switching tube are switched on at the second moment, the voltage at the output end of the bridge arm can be clamped at the half-bus voltage after the fifth switching tube and the sixth switching tube are switched on, meanwhile, a freewheeling circuit formed by a diode corresponding to the fifth switch tube and the second switch tube and a freewheeling circuit formed by a diode corresponding to the sixth switch tube and the third switch tube clamp the voltage of the common end of the first switch tube and the second switch tube and the voltage of the common end of the third switch tube and the fourth switch tube at half bus voltage, therefore, the voltage of the second switching tube and the third switching tube is forcibly clamped at the half bus voltage, and the second switching tube and the third switching tube are protected from being damaged due to overvoltage stress. Because the response time of the second switching tube is slow, the fifth switching tube and the sixth switching tube are turned off at the fourth moment after the second switching tube is turned off at the third moment for a period of time, the fault shutdown is completed, and the second switching tube is further protected. Similarly, when the fault is triggered in the negative half cycle at the first moment, the fourth switching tube is immediately turned off, the fifth switching tube and the sixth switching tube are turned on at the second moment, the voltage at the output end of the bridge arm can be clamped at the half bus voltage, and simultaneously the freewheeling circuit formed by the diode corresponding to the sixth switching tube and the third switching tube and the freewheeling circuit formed by the diode corresponding to the fifth switching tube and the second switching tube clamp the voltage at the common end of the third switching tube and the fourth switching tube and the voltage at the common end of the first switching tube and the second switching tube at the half bus voltage, so that the voltages of the second switching tube and the third switching tube are forcibly clamped at the half bus voltage, the second switching tube and the third switching tube can be protected from being damaged due to overvoltage stress, because the third switching tube has slow response time, after the third switching tube is turned off at the third moment first, the fifth switching tube and the sixth switching tube are turned off at the fourth moment after a period of time elapses, and the fault shutdown is completed, the third switching tube is further protected, and the service life of the circuit is prolonged.
Drawings
In order to more clearly illustrate the embodiments of the present application, the drawings needed for the embodiments will be briefly described below, and it is obvious that the drawings in the following description are only some embodiments of the present application, and that other drawings can be obtained by those skilled in the art without inventive effort.
Fig. 1 is a schematic diagram of a main circuit topology of an ANPC type three-level inverter provided in the prior art;
fig. 2 is a logic diagram of shutdown by fault under a shutdown control method provided in the prior art;
FIG. 3 is a logic diagram of a fail-off process under another fail-off control method provided by the prior art;
fig. 4 is a flowchart of a method for controlling shutdown of an ANPC type three-level inverter according to an embodiment of the present disclosure;
fig. 5 is a switch logic diagram of a method for controlling shutdown of an ANPC type three-level inverter according to an embodiment of the present disclosure.
Detailed Description
The technical solutions in the embodiments of the present application will be clearly and completely described below with reference to the drawings in the embodiments of the present application, and it is obvious that the described embodiments are only a part of the embodiments of the present application, and not all the embodiments. All other embodiments obtained by a person of ordinary skill in the art based on the embodiments in the present application without any creative effort belong to the protection scope of the present application.
The core of the application is to provide a fault shutdown control method of an ANPC type three-level inverter, which is used for protecting a second switching tube and a third switching tube from being damaged due to overvoltage stress when the ANPC type three-level inverter is subjected to fault shutdown, and prolonging the service life of a circuit.
In order that those skilled in the art will better understand the disclosure, the following detailed description will be given with reference to the accompanying drawings.
As shown in fig. 1, the ANPC type three-level inverter includes a first switch tube T1, a second switch tube T2, a third switch tube T3, a fourth switch tube T4, a fifth switch tube T5 and a sixth switch tube T6, a first end of the first switch tube T1 is connected to the positive pole of the bus, a second end of the fourth switch tube T4 is connected to the negative pole of the bus, a second end of the first switch tube T1 is connected to the second switch tube T2 and a first end of the fifth switch tube T5, a first end of the fourth switch tube T4 is connected to the second ends of the third switch tube T3 and the sixth switch tube T6, a second end of the fifth switch tube T5 and a first end of the sixth switch tube T6 are both connected to the midpoint of the bus, and a second end of the second switch tube T2 and a first end of the third switch tube T3 are connected together as an output end of the bridge arm.
The first switch transistor T1, the second switch transistor T2, the third switch transistor T3, the fourth switch transistor T4, the fifth switch transistor T5 and the sixth switch transistor T6 are one of a field effect transistor and an insulated gate bipolar transistor. It is understood that the first switch transistor T1, the second switch transistor T2, the third switch transistor T3, the fourth switch transistor T4, the fifth switch transistor T5 and the sixth switch transistor T6 may be field effect transistors with body diodes or insulated gate bipolar transistors, or may be in the form of one switch transistor plus one diode connected in anti-parallel with the switch transistor.
Specifically, the ANPC type three-level inverter further includes a first diode D1, a second diode D2, a third diode D3, a fourth diode D4, a fifth diode D5, a sixth diode D6, a first capacitor C1, and a second capacitor C2, wherein: the first switch tube T1 is connected with the first diode D1 in an anti-parallel mode, the second switch tube T2 is connected with the second diode D2 in an anti-parallel mode, the third switch tube T3 is connected with the third diode D3 in an anti-parallel mode, the fourth switch tube T4 is connected with the fourth diode D4 in an anti-parallel mode, the fifth switch tube T5 is connected with the fifth diode D5 in an anti-parallel mode, the sixth switch tube T6 is connected with the sixth diode D6 in an anti-parallel mode, the first capacitor C1 is connected between the positive pole of the bus and the midpoint of the bus, and the second capacitor C2 is connected between the negative pole of the bus and the midpoint of the bus.
Fig. 4 is a flowchart of a method for controlling shutdown of an ANPC type three-level inverter according to an embodiment of the present disclosure. As shown in fig. 4, the fail-off control method includes:
s10: a positive half-cycle triggers a fault at a first time t 1: the first switching tube T1 is turned off at a first time T1, the fifth switching tube T5 and the sixth switching tube T6 are turned on at a second time T2, the second switching tube T2 is turned off at a third time T3, and the fifth switching tube T5 and the sixth switching tube T6 are turned off at a fourth time T4.
S11: the fault is triggered at a first time t1 for a negative half cycle: the fourth switching tube T4 is turned off at a first time T1, the fifth switching tube T5 and the sixth switching tube T6 are turned on at a second time T2, the third switching tube T3 is turned off at a third time T3, and the fifth switching tube T5 and the sixth switching tube T6 are turned off at a fourth time T4.
The first time t1 is less than the second time t2, the second time t2 is less than the third time t3, and the third time t3 is less than the fourth time t 4.
Fig. 5 is a switch logic diagram of a method for controlling shutdown of an ANPC type three-level inverter according to an embodiment of the present disclosure. As shown in fig. 5, the waveform of the output current is a sine wave, and the output current is greater than zero in the positive half cycle and less than zero in the negative half cycle. When it is determined that a fault is triggered in a negative half cycle according to the current direction, that is, a fault is triggered at the first time T1, the fourth switching tube T4 is immediately turned off at the first time T1, after a period of time elapses, the fifth switching tube T5 and the sixth switching tube T6 are turned on at the second time T2, the voltage at the output end of the bridge arm can be clamped at the half bus voltage after the fifth switching tube T5 and the sixth switching tube T6 are turned on, and at the same time, the freewheeling circuit formed by the sixth diode D6 and the third switching tube T3 clamps the voltage at the common end of the third switching tube T3 and the fourth switching tube T4 at the half bus voltage, and the freewheeling circuit formed by the fifth switching tube T5 and the second diode D2 clamps the voltage at the common end of the first switching tube T1 and the second switching tube T2 at the half bus voltage, so that the voltages of the second switching tube T2 and the third switching tube T3 are clamped at the half bus voltage.
Similarly, when it is determined that a fault is triggered in the positive half cycle according to the current direction, that is, the fault is triggered at the first time T1, the first switching tube T1 is immediately turned off at the first time T1, after a period of time elapses, the fifth switching tube T5 and the sixth switching tube T6 are turned on at the second time T2, and after the fifth switching tube T5 and the sixth switching tube T6 are turned on, the voltage at the output end of the bridge arm can be clamped at the half bus voltage, and the freewheeling circuits formed by the fifth diode D5 and the second switching tube T2, and the sixth switching tube T6 and the third diode D3 clamp the voltage at the common end of the first switching tube T1 and the second switching tube T2 and the voltage at the common end of the third switching tube T3 and the fourth switching tube T4 at the half bus voltage, so that the voltages of the second switching tube T2 and the third switching tube T3 are forced to be clamped at the half bus voltage.
In the present application, specific numerical values of the second time, the third time, and the fourth time are not limited, and in different practical application scenarios, the second time, the third time, and the fourth time are different, provided that the first time t1 is smaller than the second time t2, the second time t2 is smaller than the third time t3, and the third time t3 is smaller than the fourth time t 4.
The fault shutdown control method of the ANPC type three-level inverter provided by the application has the advantages that when the fault is triggered in the positive half cycle at the first moment, the first switching tube is immediately turned off, and the fifth switching tube and the sixth switching tube are switched on at the second moment, the voltage at the output end of the bridge arm can be clamped at the half-bus voltage after the fifth switching tube and the sixth switching tube are switched on, meanwhile, a freewheeling circuit formed by a diode corresponding to the fifth switch tube and the second switch tube and a freewheeling circuit formed by a diode corresponding to the sixth switch tube and the third switch tube clamp the voltage of the common end of the first switch tube and the second switch tube and the voltage of the common end of the third switch tube and the fourth switch tube at half bus voltage, therefore, the voltage of the second switching tube and the third switching tube is forcibly clamped at the half bus voltage, and the second switching tube and the third switching tube are protected from being damaged due to overvoltage stress. Because the response time of the second switching tube is slow, the fifth switching tube and the sixth switching tube are turned off at the fourth moment after the second switching tube is turned off at the third moment for a period of time, the fault shutdown is completed, and the second switching tube is further protected. Similarly, when the fault is triggered in the negative half cycle at the first moment, the fourth switching tube is immediately turned off, the fifth switching tube and the sixth switching tube are turned on at the second moment, the voltage at the output end of the bridge arm can be clamped at the half bus voltage, and simultaneously the freewheeling circuit formed by the diode corresponding to the sixth switching tube and the third switching tube and the freewheeling circuit formed by the diode corresponding to the fifth switching tube and the second switching tube clamp the voltage at the common end of the third switching tube and the fourth switching tube and the voltage at the common end of the first switching tube and the second switching tube at the half bus voltage, so that the voltages of the second switching tube and the third switching tube are forcibly clamped at the half bus voltage, the second switching tube and the third switching tube can be protected from being damaged due to overvoltage stress, because the third switching tube has slow response time, after the third switching tube is turned off at the third moment first, the fifth switching tube and the sixth switching tube are turned off at the fourth moment after a period of time elapses, and the fault shutdown is completed, the third switching tube is further protected, and the service life of the circuit is prolonged.
Furthermore, in the present application, the first switch tube T1, the second switch tube T2, the third switch tube T3, the fourth switch tube T4, the fifth switch tube T5, and the sixth switch tube T6 are insulated gate bipolar transistors with body diodes, so that the integration level of the circuit is improved.
In particular, the ANPC type three-level inverter operates in an active state.
It should be noted that the ANPC type three-level inverter can also work in a passive state, and can also protect the second switching tube T2 and the third switching tube T3, which is not described in detail in this embodiment.
On the basis of the above embodiment, the method further includes:
and acquiring a fault signal sent by a fault feedback unit.
Specifically, after acquiring the fault information, the fault feedback unit performs related processing such as analog-to-digital conversion, and then sends the processed fault information to the control unit in the form of a fault signal En. And after receiving the fault signal En signal, the control unit feeds the fault signal En signal back to the control loop to form a new PWM signal, and then sends the newly generated PWM signal to the three-level inverter to realize fault shutdown control.
The fault information includes fault conditions such as overvoltage, overcurrent and overtemperature. In practical application, a voltage sensor, a current sensor and a temperature sensor can be used for detecting the voltage sensor, the current sensor and the temperature sensor.
Further, the fault signal is in particular an overvoltage signal.
In specific implementation, a voltage detection device is arranged at the output end of a bridge arm of the ANPC type three-level inverter, and when the voltage detection device detects that the output voltage exceeds a first preset threshold value, an overvoltage signal is sent to the control unit, so that the control unit can start the fault shutdown logic. It is understood that the voltage detection device can also be arranged at the positive pole of the bus, the negative pole of the bus or any node in the circuit, and the voltage detection device can also be used for detecting whether the switch tube in the circuit is over-voltage or not and sending an over-voltage signal to the control unit in case of over-voltage.
Further, the fault signal is specifically an overcurrent signal.
In specific implementation, a current detection device is arranged at the output end of a bridge arm of the ANPC type three-level inverter, and when the current detection device detects that the output current exceeds a second preset threshold value, an overcurrent signal is sent to the control unit, so that the control unit can start the fault shutdown logic. It can be understood that the current detection device can also be arranged at the positive pole of the bus, the negative pole of the bus or any node in the circuit, and the current detection device can also be used for detecting whether the switch tube in the circuit is over-current or not and sending an over-current signal to the control unit in case of over-current.
Further, the fault signal is specifically an over-temperature signal.
In a specific implementation, a temperature detection device for detecting whether each switching tube in the ANPC type three-level inverter is over-temperature may be provided, and when the temperature detection device detects that the temperature of a certain switching tube exceeds a third preset threshold, the temperature detection device sends an over-temperature signal to the control unit, so that the control unit starts the shutdown logic.
The shutdown fault control method for the ANPC type three-level inverter provided by the present application is described in detail above. The embodiments are described in a progressive manner in the specification, each embodiment focuses on differences from other embodiments, and the same and similar parts among the embodiments are referred to each other. It should be noted that, for those skilled in the art, it is possible to make several improvements and modifications to the present application without departing from the principle of the present application, and such improvements and modifications also fall within the scope of the claims of the present application.
It is further noted that, in the present specification, relational terms such as first and second, and the like are used solely to distinguish one entity or action from another entity or action without necessarily requiring or implying any actual such relationship or order between such entities or actions. Also, the terms "comprises," "comprising," or any other variation thereof, are intended to cover a non-exclusive inclusion, such that a process, method, article, or apparatus that comprises a list of elements does not include only those elements but may include other elements not expressly listed or inherent to such process, method, article, or apparatus. Without further limitation, an element defined by the phrase "comprising an … …" does not exclude the presence of other identical elements in a process, method, article, or apparatus that comprises the element.

Claims (8)

1. A fault shutdown control method of an ANPC type three-level inverter, wherein the ANPC type three-level inverter comprises a first switch tube, a second switch tube, a third switch tube, a fourth switch tube, a fifth switch tube and a sixth switch tube, the first end of the first switch tube is connected with a positive electrode of a bus, the second end of the fourth switch tube is connected with a negative electrode of the bus, the second end of the first switch tube is connected with the first ends of the second switch tube and the fifth switch tube, the first end of the fourth switch tube is connected with the second ends of the third switch tube and the sixth switch tube, the second end of the fifth switch tube and the first end of the sixth switch tube are both connected with the bus, and the second end of the second switch tube and the first end of the third switch tube are connected together to serve as a bridge arm output end, and the fault shutdown control method comprises the following steps:
triggering a fault at a first time, positive half-cycle: turning off the first switching tube at the first moment, turning on the fifth switching tube and the sixth switching tube at the second moment, turning off the second switching tube at the third moment, and turning off the fifth switching tube and the sixth switching tube at the fourth moment;
triggering a fault at the first time minus half cycle: turning off the fourth switching tube at the first moment, turning on the fifth switching tube and the sixth switching tube at the second moment, turning off the third switching tube at the third moment, and turning off the fifth switching tube and the sixth switching tube at the fourth moment;
the first time is less than the second time, the second time is less than the third time, and the third time is less than the fourth time.
2. The method of controlling a failsafe shutdown of an ANPC-type three-level inverter of claim 1, wherein the first switching transistor, the second switching transistor, the third switching transistor, the fourth switching transistor, the fifth switching transistor, and the sixth switching transistor are one of a field effect transistor and an insulated gate bipolar transistor.
3. The method for controlling shutdown of a fault of an ANPC type three-level inverter according to claim 2, wherein the first switching transistor, the second switching transistor, the third switching transistor, the fourth switching transistor, the fifth switching transistor and the sixth switching transistor are igbt transistors with body diodes.
4. The method for controlling a failsafe shutdown of an ANPC-type three-level inverter of claim 3, wherein the ANPC-type three-level inverter operates in an active state.
5. The method of controlling a failsafe shutdown of an ANPC-type three-level inverter of claim 1, further comprising:
and acquiring a fault signal sent by a fault feedback unit.
6. Method for controlling the shutdown of a fault in a three-level inverter of the ANPC type according to claim 5, characterized in that the fault signal is in particular an overvoltage signal.
7. Method for controlling the shutdown of a fault in a three-level inverter of the ANPC type according to claim 5, characterized in that said fault signal is in particular an overcurrent signal.
8. Method for controlling a failsafe shutdown of an ANPC-type three-level inverter according to claim 5, characterized in that the failure signal is in particular an overtemperature signal.
CN202110201258.8A 2021-02-23 2021-02-23 Fault shutdown control method of ANPC type three-level inverter Active CN112564049B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN202110201258.8A CN112564049B (en) 2021-02-23 2021-02-23 Fault shutdown control method of ANPC type three-level inverter

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN202110201258.8A CN112564049B (en) 2021-02-23 2021-02-23 Fault shutdown control method of ANPC type three-level inverter

Publications (2)

Publication Number Publication Date
CN112564049A CN112564049A (en) 2021-03-26
CN112564049B true CN112564049B (en) 2021-05-07

Family

ID=75034589

Family Applications (1)

Application Number Title Priority Date Filing Date
CN202110201258.8A Active CN112564049B (en) 2021-02-23 2021-02-23 Fault shutdown control method of ANPC type three-level inverter

Country Status (1)

Country Link
CN (1) CN112564049B (en)

Families Citing this family (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN113138354B (en) * 2021-04-15 2023-02-10 广东友电新能源科技有限公司 Self-checking method and system of I-type three-level inverter
CN113037112B (en) * 2021-04-16 2022-09-09 双一力(宁波)电池有限公司 ANPC type three-level inverter, control method and power system
CN113644631B (en) * 2021-09-17 2022-04-26 锦浪科技股份有限公司 Processing method for half bus short circuit
CN113726143B (en) * 2021-11-03 2022-01-04 浙江日风电气股份有限公司 Shutdown method, system and device of ANPC type three-level inverter
CN113839546B (en) * 2021-11-26 2022-03-15 深圳市洛仑兹技术有限公司 Neutral point clamping circuit, control device and control method
CN113949259B (en) * 2021-12-21 2022-03-01 浙江日风电气股份有限公司 NPC three-level shutdown control method, device and system

Family Cites Families (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN110649831B (en) * 2019-05-10 2021-04-13 阳光电源股份有限公司 Shutdown wave-sealing control method of multi-level inverter circuit and application device thereof

Also Published As

Publication number Publication date
CN112564049A (en) 2021-03-26

Similar Documents

Publication Publication Date Title
CN112564049B (en) Fault shutdown control method of ANPC type three-level inverter
CN108780993B (en) Fault-tolerant topological structure for multi-level T-type converter
RU2665683C1 (en) Topology of circuit for damping short circuit currents, method and converter based thereon
CN112564531B (en) Switch control method of ANPC type three-level inverter
US11451135B2 (en) Multilevel port under-voltage protection circuit with flying capacitor
EP3089344A1 (en) Power conversion device
US20140268942A1 (en) Interface arrangement between ac and dc systems for reliable opening of the circuit breaker in time
US11139733B2 (en) Modular multilevel converter sub-module having DC fault current blocking function and method of controlling the same
US11476751B2 (en) Short circuit current suppression circuit for flying capacitor converter and energy storage system having the same
WO2014067271A1 (en) Three-level inverter and power supply device
CN110429644B (en) Inverter and power supply system
Choudhury Present status of SiC based power converters and gate drivers–a review
JPH10248264A (en) Neutral-point clamping-type power conversion apparatus
CN220874434U (en) Inverter control system and inverter
CN213879669U (en) Current-limiting protection circuit of inverter and inverter circuit
JP2004088941A (en) Snubber circuit for self-arc-extinguishing element
CN214707134U (en) Overvoltage protection circuit, overvoltage protection device and electronic equipment
CN113726209B (en) Unloading circuit for wind power converter and control method thereof
US11813942B2 (en) Motor control system and vehicle
CN212231093U (en) Direct-current power supply and circuit with reverse connection protection function
Irodi et al. Active overcurrent protection schemes in bridge inverters operating under shoot-through conditions
JP2022117623A (en) Power conversion device
CN118054383A (en) Photovoltaic inverter
WO2022243423A1 (en) Electrical converter with overvoltage protection circuit
CN117013817A (en) Buffer voltage equalizing circuit capable of turning off current converter and current converter topological structure

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination
GR01 Patent grant
GR01 Patent grant
PE01 Entry into force of the registration of the contract for pledge of patent right
PE01 Entry into force of the registration of the contract for pledge of patent right

Denomination of invention: A fault shutdown control method for ANPC type three-level inverters

Granted publication date: 20210507

Pledgee: Zhejiang Hangzhou Yuhang Rural Commercial Bank Co.,Ltd. Science and Technology City Branch

Pledgor: ZHEJIANG HRV ELECTRIC Co.,Ltd.

Registration number: Y2024980009884