CN108521214A - A kind of boost power factor correcting converter and its correction transform method - Google Patents
A kind of boost power factor correcting converter and its correction transform method Download PDFInfo
- Publication number
- CN108521214A CN108521214A CN201810328719.6A CN201810328719A CN108521214A CN 108521214 A CN108521214 A CN 108521214A CN 201810328719 A CN201810328719 A CN 201810328719A CN 108521214 A CN108521214 A CN 108521214A
- Authority
- CN
- China
- Prior art keywords
- output voltage
- topological structure
- power factor
- oversampling converters
- converters
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Classifications
-
- H—ELECTRICITY
- H02—GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
- H02M—APPARATUS FOR CONVERSION BETWEEN AC AND AC, BETWEEN AC AND DC, OR BETWEEN DC AND DC, AND FOR USE WITH MAINS OR SIMILAR POWER SUPPLY SYSTEMS; CONVERSION OF DC OR AC INPUT POWER INTO SURGE OUTPUT POWER; CONTROL OR REGULATION THEREOF
- H02M1/00—Details of apparatus for conversion
- H02M1/42—Circuits or arrangements for compensating for or adjusting power factor in converters or inverters
- H02M1/4208—Arrangements for improving power factor of AC input
- H02M1/4225—Arrangements for improving power factor of AC input using a non-isolated boost converter
-
- H—ELECTRICITY
- H02—GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
- H02M—APPARATUS FOR CONVERSION BETWEEN AC AND AC, BETWEEN AC AND DC, OR BETWEEN DC AND DC, AND FOR USE WITH MAINS OR SIMILAR POWER SUPPLY SYSTEMS; CONVERSION OF DC OR AC INPUT POWER INTO SURGE OUTPUT POWER; CONTROL OR REGULATION THEREOF
- H02M1/00—Details of apparatus for conversion
- H02M1/0003—Details of control, feedback or regulation circuits
- H02M1/0012—Control circuits using digital or numerical techniques
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
- Y02B—CLIMATE CHANGE MITIGATION TECHNOLOGIES RELATED TO BUILDINGS, e.g. HOUSING, HOUSE APPLIANCES OR RELATED END-USER APPLICATIONS
- Y02B70/00—Technologies for an efficient end-user side electric power management and consumption
- Y02B70/10—Technologies improving the efficiency by using switched-mode power supplies [SMPS], i.e. efficient power electronics conversion e.g. power factor correction or reduction of losses in power supplies or efficient standby modes
Abstract
The invention discloses a kind of boost power factor correcting converter and its correction transform methods.The power factor correcting converter includes main topological structure, the first AD oversampling converters, the 2nd AD oversampling converters, digitial controller and the digital pulse-width modulator of the active Boost type switch converters power stage of single-phase step-up, wherein：The first AD oversampling converters are used to acquire the inductive current of main topological structure, are converted into digital signal；The 2nd AD oversampling converters are used to acquire the output voltage of main topological structure, are converted into digital signal；The digitial controller determines duty cycle signals according to reference voltage, output voltage and inductive current；The digital pulse-width modulator determines corresponding drive signal according to duty cycle signals, and the main topological structure of driving power grade changes the on off state of power tube, to adjust output voltage values.This invention simplifies controling circuit structures and control algolithm, improve power factor (PF) and the stability of output voltage.
Description
Technical field
The present invention relates to power factor correction technology more particularly to a kind of boost power factor correcting converter and its schools
Direct transform method.
Background technology
Computer switching power supply is condenser input type circuit, and the phase difference between electric current and voltage can cause to exchange power
Loss, it is therefore desirable to power factor (PFC) correct.Conventional method improves the capability correction of power supply by the pfc circuit of simulation
Factor.With high speed, the appearance of chain man digital signal processor (DSP), digital pfc control technology has become the trend of development.
The control of existing digital pfc is controlled using double loop, first acquires input voltage, output voltage, inductive current
Output voltage after sampling is sent into outer voltage with reference voltage and carries out PI adjustings by digital signal, and outer shroud output combines input
Voltage generates the reference current value on current inner loop road, and inductive current and reference current value, which are then sent into current inner loop, carries out PI tune
Section, the duty ratio of switching signal is generated in conjunction with triangular signal, and driving power pipe switchs change state.Above-mentioned digitial controller needs
Want three A/D oversampling converters and two PI controllers, it is excessively high to build cost, and need in each switch periods sampling and
Three signals are converted, two digital control loops are executed, control algolithm is complex.
Invention content
The purpose of the present invention is to provide a kind of boost power factor correcting converter and its correction transform methods, reduce
Build the complexity of cost and control algolithm.
Realize that the technical solution of the object of the invention is：A kind of boost power factor correcting converter, including it is single-phase
The main topological structure for active Boost type switch converters power stage of boosting, the first AD oversampling converters, the 2nd AD sample conversions
Device, digitial controller and digital pulse-width modulator, wherein：The first AD oversampling converters are used to acquire the electricity of main topological structure
Inducing current is converted into digital signal；The 2nd AD oversampling converters are used to acquire the output voltage of main topological structure, are converted into
Digital signal；The digitial controller determines duty cycle signals according to reference voltage, output voltage and inductive current；The number
Pulse width modulator determines that corresponding drive signal, the main topological structure of driving power grade change opening for power tube according to duty cycle signals
Off status, to adjust output voltage values.
A kind of boost power factor correction transform method, includes the following steps：
Step 1, the first AD oversampling converters acquire the inductive current of main topological structure, the 2nd AD oversampling converters acquisition master
The output voltage of topological structure；
The output voltage of acquisition is compared by step 2, adder with reference voltage, obtains the two error amount；
Step 3, control algolithm unit carry out PI controls to error amount, determine expected output voltage；
Step 4, control algolithm unit determine duty cycle signals according to expected output voltage and inductive current；
Step 5, DPWM units export corresponding drive signal and are transmitted to power tube according to duty cycle signals, defeated to adjust
Go out voltage value；
Step 6, circulation step 1-5, until output voltage reaches desired value.
Compared with prior art, the present invention its remarkable advantage is：1) this invention simplifies controling circuit structures, reduce electricity
Road cost, it is only necessary to which PFC can be realized with a unification voltage control loop in two A/D oversampled converters；2) of the invention
Control algolithm is simplified, the computation burden of digitial controller is alleviated, shortens the development cycle, reduce for digitial controller
The requirement of performance；3) control circuit setting input inductance of the present invention, reduces the requirement to input filter design, high reducing
While frequency noise, it can prevent the high frequency transient that power grid is brought from impacting；4) present invention is opened using the active Boost type of single-phase step-up
It the case where pass main topological structure of inverter power grade, the source potential of switching tube is zero, can avoid the occurrence of suspended voltage, reduces
The stress of switching device.
Description of the drawings
Fig. 1 is the circuit block diagram of typical boost power factor correcting converter in the prior art.
Fig. 2 is the control block diagram of pfc circuit.
Fig. 3 is the circuit block diagram of boost power factor correcting converter of the present invention.
Specific implementation mode
With reference to embodiment, scheme is further illustrated the present invention.
The present invention proposes a kind of simplify control algorithm and optimizes the boost power factor correcting converter of digitial controller,
Traditional Double-number control loop, design is replaced to adjust based on digital delay locked loop controller by indirect numerical calculation scheme
The master control time delay of whole delay-line structure.Boost power factor correcting converter as shown in Figure 3, including single-phase step-up are active
The main topological structure of Boost type switch converters power stage, the first AD oversampling converters, the 2nd AD oversampling converters, number control
Device and digital pulse-width modulator processed, wherein：The first AD oversampling converters are used to acquire the inductive current of main topological structure, turn
Change digital signal into；The 2nd AD oversampling converters are used to acquire the output voltage of main topological structure, are converted into digital signal；
The digitial controller determines duty cycle signals according to reference voltage, output voltage and inductive current；The digital pulse width modulation
Device determines that corresponding drive signal, the main topological structure of driving power grade change the on off state of power tube according to duty cycle signals,
To adjust output voltage values.
Specifically, the main topological structure include EMI low-pass filters, rectification circuit, inductance L, capacitance C, diode D,
Power switch tube Q, load resistance R, third sampling resistor R3 and the 4th sampling resistor R4, wherein the drain electrode of the power tube Q connects
The one end at the forward conduction end and inductance L of diode D, reversed cut-off termination capacitor C, the load resistance R of the diode D and
One end of four sampling resistor R4, one end of another termination third sampling resistor R3 of the 4th sampling resistor and the 2nd AD samplings
Converter, the source electrode ground connection of the other end and power tube Q of the third sampling resistor R3, capacitance C and load resistance R；The electricity
Feel the output end and the first AD oversampling converters of another termination rectification circuit of L；The rectification circuit passes through EMI low-pass filters
Connect alternating current source；The grid of the power tube Q connects digital pulse-width modulator.
The digitial controller includes an adder unit, a control algolithm unit, wherein the two of adder unit
A input terminal connects reference voltage source and the 2nd AD oversampling converters, an input terminal of output termination control algolithm unit respectively；
Another input of the control algolithm unit terminates the 2nd AD oversampling converters, output termination digital pulse-width modulator.
Based on the PFC transform method of above-mentioned boost power factor correcting converter, include the following steps：
Step 1, the first AD oversampling converters acquire the inductive current of main topological structure, the 2nd AD oversampling converters acquisition master
The output voltage of topological structure；
The output voltage of acquisition is compared by step 2, adder with reference voltage, obtains the two error amount；
Step 3, control algolithm unit carry out PI controls to error amount, determine that expected output voltage, formula are：
vm[k]=vm[k-1]+kpev[k]+kiev[k-1]
In formula, vm[k] indicates the final output voltage of k-th of switch periods, ev[k] and ev[k-1] respectively indicate kth and
In K-1 switch periods, the error amount between reference voltage and output voltage, kp、kiIndicate control parameter.
Step 4, control algolithm unit determine that duty cycle signals, formula are according to expected output voltage and inductive current：
In formula, d [k] indicates the digital duty ratio of k-th switch periods, vm[k] indicates that k-th of switch periods PI control is true
Fixed anticipated output voltage, RdIndicate the equivalent current detection resistance R of pfc converterd, ilK-th of switch periods of [k] expression
Inductive current.
Step 5, DPWM units export corresponding drive signal and are transmitted to power tube according to duty cycle signals, defeated to adjust
Go out voltage value；
Step 6, circulation step 1-5, until output voltage reaches desired value.
Experiment simulation is carried out using the present invention program, is 220V, output voltage 400V in input voltage, output power is
Under conditions of 300W, power factor can be stablized 0.992, this proves that the present invention can improve power factor well, and
It is suitable for the utility grid system of real life.
Claims (6)
1. a kind of boost power factor correcting converter, which is characterized in that including the active Boost type switch change-over of single-phase step-up
Main topological structure, the first AD oversampling converters, the 2nd AD oversampling converters, digitial controller and the digital pulse width tune of device power stage
Device processed, wherein：The first AD oversampling converters are used to acquire the inductive current of main topological structure, are converted into digital signal；Institute
Output voltage of the 2nd AD oversampling converters for acquiring main topological structure is stated, digital signal is converted into；The digitial controller
Duty cycle signals are determined according to reference voltage, output voltage and inductive current；The digital pulse-width modulator is believed according to duty ratio
Number determine corresponding drive signal, the main topological structure of driving power grade changes the on off state of power tube, to adjust output voltage
Value.
2. boost power factor correcting converter according to claim 1, which is characterized in that the main topological structure packet
Include EMI low-pass filters, rectification circuit, inductance L, capacitance C, diode D, power switch tube Q, load resistance R, third sampling electricity
Hinder R3 and the 4th sampling resistor R4, wherein the drain electrode of the power tube Q connect diode D forward conduction end and inductance L one
End, the reversed cut-off termination capacitor C of the diode D, one end of load resistance R and the 4th sampling resistor R4, the described 4th adopts
One end of another termination third sampling resistor R3 of sample resistance and the 2nd AD oversampling converters, the third sampling resistor R3, electricity
Hold the other end of C and load resistance R and the source electrode ground connection of power tube Q；The output end of another termination rectification circuit of the inductance L
With the first AD oversampling converters；The rectification circuit connects alternating current source by EMI low-pass filters；The grid of the power tube Q connects
Digital pulse-width modulator.
3. boost power factor correcting converter according to claim 1, which is characterized in that the digitial controller packet
An adder unit, a control algolithm unit are included, wherein the two of adder unit input terminal connects reference voltage source respectively
With the 2nd AD oversampling converters, an input terminal of output termination control algolithm unit；The control algolithm unit it is another defeated
Enter the 2nd AD oversampling converters of termination, output termination digital pulse-width modulator.
4. a kind of boost power factor corrects transform method, which is characterized in that include the following steps：
Step 1, the first AD oversampling converters acquire the inductive current of main topological structure, and the 2nd AD oversampling converters acquire main topology
The output voltage of structure；
The output voltage of acquisition is compared by step 2, adder with reference voltage, obtains the two error amount；
Step 3, control algolithm unit carry out PI controls to error amount, determine expected output voltage；
Step 4, control algolithm unit determine duty cycle signals according to expected output voltage and inductive current；
Step 5, DPWM units export corresponding drive signal and are transmitted to power tube according to duty cycle signals；
Step 6, circulation step 1-5, until output voltage reaches desired value.
5. boost power factor according to claim 4 corrects transform method, which is characterized in that step 2, which determines, is expected
The formula of output voltage be：
vm[k]=vm[k-1]+kpev[k]+kiev[k-1]
In formula, vm[k] indicates output voltage expected from k-th of switch periods, ev[k] and ev[k-1] indicates kth and K-1 respectively
In switch periods, the error amount between reference voltage and output voltage, kp、kiIndicate control parameter.
6. boost power factor according to claim 4 corrects transform method, which is characterized in that step 5 determines duty
Formula than signal is：
In formula, d [k] indicates the digital duty ratio of k-th switch periods, vm[k] indicates k-th of switch periods PI control determination
Anticipated output voltage, RdIndicate the equivalent current detection resistance R of pfc converterd, il[k] indicates the inductance of k-th of switch periods
Electric current.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201810328719.6A CN108521214A (en) | 2018-04-13 | 2018-04-13 | A kind of boost power factor correcting converter and its correction transform method |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201810328719.6A CN108521214A (en) | 2018-04-13 | 2018-04-13 | A kind of boost power factor correcting converter and its correction transform method |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN108521214A true CN108521214A (en) | 2018-09-11 |
Family
ID=63432489
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201810328719.6A Pending CN108521214A (en) | 2018-04-13 | 2018-04-13 | A kind of boost power factor correcting converter and its correction transform method |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN108521214A (en) |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN113156219A (en) * | 2021-05-10 | 2021-07-23 | 郑州大学 | Method and device for monitoring capacitance value and degradation state of output capacitor of Boost PFC converter |
Citations (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN101404446A (en) * | 2008-11-11 | 2009-04-08 | 珠海格力电器股份有限公司 | Monocycle power factor emendation method |
| CN101546963A (en) * | 2009-04-22 | 2009-09-30 | 南京航空航天大学 | Digital monocyclic control method of PFC converter |
| CN201839200U (en) * | 2010-11-02 | 2011-05-18 | 华南理工大学 | Power factor correction circuit with variable duty cycle control |
| CN103595239A (en) * | 2012-08-15 | 2014-02-19 | 珠海格力电器股份有限公司 | Power-factor correction circuit and control method thereof |
| US20140320101A1 (en) * | 2007-08-06 | 2014-10-30 | Solaredge Technologies Ltd. | Digital Average Input Current Control in Power Converter |
-
2018
- 2018-04-13 CN CN201810328719.6A patent/CN108521214A/en active Pending
Patent Citations (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US20140320101A1 (en) * | 2007-08-06 | 2014-10-30 | Solaredge Technologies Ltd. | Digital Average Input Current Control in Power Converter |
| CN101404446A (en) * | 2008-11-11 | 2009-04-08 | 珠海格力电器股份有限公司 | Monocycle power factor emendation method |
| CN101546963A (en) * | 2009-04-22 | 2009-09-30 | 南京航空航天大学 | Digital monocyclic control method of PFC converter |
| CN201839200U (en) * | 2010-11-02 | 2011-05-18 | 华南理工大学 | Power factor correction circuit with variable duty cycle control |
| CN103595239A (en) * | 2012-08-15 | 2014-02-19 | 珠海格力电器股份有限公司 | Power-factor correction circuit and control method thereof |
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN113156219A (en) * | 2021-05-10 | 2021-07-23 | 郑州大学 | Method and device for monitoring capacitance value and degradation state of output capacitor of Boost PFC converter |
| CN113156219B (en) * | 2021-05-10 | 2024-03-29 | 郑州大学 | Method and device for monitoring capacitance value and degradation state of output capacitor of Boost PFC converter |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN102801329B (en) | High-efficiency and low-loss AC/DC (Alternating Current/Direct Current) power supply circuit and control method thereof | |
| CN109361318B (en) | DAB-based single-stage isolated PFC converter direct current control system and control method | |
| CN110365205B (en) | High-efficiency totem-pole bridgeless PFC rectifier control method | |
| CN106936319B (en) | Isolated three-port bidirectional DC-DC converter | |
| CN104467433A (en) | Method and device for controlling critical continuous mode unit power factor flyback converter | |
| CN106533152A (en) | Device and method for improving PF of Boost three-level converter | |
| CN105553249A (en) | Current injection type three-phase power factor correction circuit having wide voltage range and low voltage stress | |
| CN113938013A (en) | Bidirectional buck-boost direct current converter and working parameter configuration method | |
| CN112311222A (en) | Improved bridgeless DBPFC converter based on composite prediction current control and control method | |
| CN103036431A (en) | Cascade type buck-boost converter input side current control method | |
| Rajakumari et al. | Comparative analysis of DC-DC converters | |
| CN108768170B (en) | Method for controlling operation mode of Buck-Boost converter through duty ratio bias | |
| CN114726214A (en) | Control method and control circuit of four-tube Buck-Boost converter | |
| CN108521214A (en) | A kind of boost power factor correcting converter and its correction transform method | |
| CN110492763B (en) | Variable duty ratio control method for improving power factor of three-state Boost converter | |
| CN104578797A (en) | Method and device for controlling discontinuous mode flyback converter with high power factor and high efficiency | |
| CN104901404A (en) | Charging circuit and output control method | |
| CN204290730U (en) | A kind of control device of High Power Factor high efficiency anti exciting converter of discontinuous mode | |
| CN111600366B (en) | Soft start method for vehicle charger | |
| CN116979789A (en) | Secondary peak current fixed frequency control method for four-switch buck-boost converter | |
| CN208028775U (en) | Staggeredly resonant transform circuit | |
| CN111193397A (en) | Dynamic dormancy control method for switching tubes of three-phase interleaved parallel bidirectional DC/DC converter | |
| CN217693114U (en) | Single-stage rectification circuit based on magnetic control | |
| CN105577014A (en) | Double-MCU based numerical control inverter power supply and control method | |
| CN115001275A (en) | Soft switching-minimum current trajectory control method of cascade Buck + Boost converter |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| RJ01 | Rejection of invention patent application after publication |
Application publication date: 20180911 |
|
| RJ01 | Rejection of invention patent application after publication |