CN104280608A - Metering chip of ammeter and ammeter - Google Patents
Metering chip of ammeter and ammeter Download PDFInfo
- Publication number
- CN104280608A CN104280608A CN201410529060.2A CN201410529060A CN104280608A CN 104280608 A CN104280608 A CN 104280608A CN 201410529060 A CN201410529060 A CN 201410529060A CN 104280608 A CN104280608 A CN 104280608A
- Authority
- CN
- China
- Prior art keywords
- register
- computation chip
- power
- emulator
- information
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Abstract
A metering chip of an ammeter is composed of collection ends, an ADC circuit, an emulator, a clock, a first register and a second register, voltage and current signals of strong electricity of grid power lines are collected through the multiple collection ends, the ADC circuit converts the voltage and current signals into digital signals capable of being read by the emulator, the electric quantity information is obtained after the emulator carries out sampling and calculation, the electric quantity information is classified to be saved in the first register and the second register, and the clock corrects the emulator according to the first cycle TA.
Description
Technical field
The embodiment of the present invention relates to a kind of computation chip of ammeter, and the embodiment of this computation chip can realize self-starting function.
Background technology
Due to the requirement of intelligent object electric energy meter technical standard, communication module power supply should carry out isolation with electric energy meter inside forceful electric power, prevent because of security risks such as touch modules antenna electric shocks, more based on communication module pin, from cost consideration be all generally forceful electric power sampling computation chip and host scm, communication module carry out isolated from power, computation chip and the isolation of microcontroller both sides, cause the asynchronous power down of the power supply of the two, computation chip inner parameter fails correctly to configure in time the problem causing adding up electricity or accumulative electricity fast.
Summary of the invention
Therefore, power supply before and after embodiment of the present invention isolation, for ensureing communication module height communication success ratio, microcontroller power supply is all generally adopt large energy storage electrochemical capacitor, when in outside 220VAC power supply power-fail again power up, microcontroller power down is slow, does not enter complete power-down state external power source and powers on, and computation chip power down is compared very fast power down completely and entered electrification reset.When external power source is close to computation chip power supply critical voltage, microcontroller power supply can also normal work.
Because computation chip inner parameter reaches tens, time check in 5 to 10 seconds computation chip parameter is needed for guarantee program performs smooth and easy microcontroller, within this time period, computation chip adopts the default parameters after resetting in execution, also likely microcontroller reconfigures computation chip parameter, the parameter that the parameter now configured likely configures is write correctly also likely, thus causes computation chip cisco unity malfunction within a period of time.
Due to computation chip and microcontroller isolated from power, certain hysteresis quality and uncertainty is there is by communication configuration computation chip parameter, communication speed is more easily made mistakes more soon, be disturbed during communication and also make mistakes than being easier to, so design oneself configuration parameter of a energy and automatic Verification parameter metrology chip.
Technical scheme 1: the computation chip of ammeter is made up of collection terminal, adc circuit, emulator, clock, the first register and the second register, electric network power line forceful electric power voltage and current signal is gathered by its multiple collection terminal, after being converted to the readable digital signal of emulator by adc circuit, information about power is calculated through emulator sampling, these information about power are classified and are accessed in the first register and the second register, and by described clock according to period 1 T
acalibration emulator.
In one preferably example, described first register is configured to random access electricity information, and described second register is configured to access the information about power through calibration.
In one preferably example, when described computation chip is by power reset, by reading at least one in the second register at random through calibration information about power and being covered in described first register, after making described emulator read the first register, start computation chip.
In one preferably example, described first register is configured to random access electricity information, and described second register is configured to access calibration data.
In one preferably example, when described computation chip is by power reset, by being compared by the information about power at least one calibration data in the second register and described first register, after making described emulator read the first register, start computation chip.
In one preferably example, in described computation chip, being provided with a comparison reference signal source, starting computation chip for making emulator according to fiducial value.
In one preferably example, described first register is configured to random access electricity information, and described second register is configured to access the clock calibration parameters from emulator.
In one preferably example, according to T second round
etiming parameter in information about power at least one clock calibration parameters in described second register and the first register is compared, to be carried out the clock value of computation chip described in automatic calibration by emulator.
Technical scheme 2: ammeter, mainly be made up of with the microcontroller communicated with it computation chip, wherein: described computation chip is made up of collection terminal, adc circuit, emulator, clock, the first register and the second register, electric network power line forceful electric power voltage and current signal is gathered by its multiple collection terminal, after being converted to the readable digital signal of emulator by adc circuit, information about power is calculated through emulator sampling, these information about power are classified and are accessed in the first register and the second register, and by described clock according to period 1 T
acalibration emulator; Described microcontroller is configured to be communicated, only according to period 1 T by isolating optocoupler port with computation chip
aread the information about power in described first register.
In one preferably example, the first register is configured to random access electricity information, and described second register is configured to access the information about power through calibration.
In one preferably example, when described computation chip is reset, by reading at least one in the second register at random through calibration information about power and being covered in described first register, after making described emulator read the first register, start computation chip.
In one preferably example, described microcontroller is configured to: only read information about power capped in described first register.
Self-start method based on this kind of computation chip realized comprises: arrange the first register to access the consumption gathered from electric network power line forceful electric power voltage or electric current; Arrange the second register to store computation chip operational factor, wherein said computation chip operational factor derives from the information about power through oversampling clock configuration; And when described computation chip is by power reset, the operational factor of computation chip at least partially controlled in the second register moves in described first register, by the computation chip operational factor in emulator identification first register in computation chip, computation chip is started.
In one preferably example, described computation chip operational factor is made up of the information about power through calibrating, calibration data and clock calibration parameters.
In one preferably example, described computation chip causes power reset by electric network power line power down, the collection of collection terminal forceful electric power.
In one preferably example, the microcontroller be connected with described computation chip only reads information about power capped in described first register.
Parameter self checking method based on this kind of computation chip realized comprises: arrange the first register and access power consumption parameter data; Clock is set according to period 1 T
acalibration emulator; Arrange the second register to access the clock calibration parameters from emulator; And according to T second round
etiming parameter in power consumption parameter data at least one clock calibration parameters in described second register and the first register is compared, to be carried out the clock value of computation chip described in automatic calibration by emulator.
In one preferably example, described second round T
ebe less than period 1 T
a.
In one preferably example, the microcontroller be connected with computation chip is only according to period 1 T
aread the clock value in described first register.
Technique effect of the present invention is given prominence to: computation chip parameter can not cause confusion again thus cause the incorrect phenomenon of electric quantity metering, and Utilities Electric Co. can avoid unnecessary dispute.Microcontroller reads computation chip parameter no longer frequently and verifies, thus improves program execution speed.Microcontroller and computation chip are communicated by isolation optocoupler, and frequent communication can cause power consumption to increase, and this design can save electric energy.Power consumption parameter is all inner at computation chip, and microcontroller can save subprogram space.
Accompanying drawing explanation
Fig. 1 is the result principle schematic of the embodiment of the present invention.
Embodiment
With reference to Fig. 1, the computation chip of ammeter is made up of multiple programmable amplifier (PGA) collection terminal 1, adc circuit 2, emulator 3, clock 4, first register 5 and the second register 6, electric network power line forceful electric power voltage and current signal is gathered by its multiple PGA collection terminal, after being converted to the readable digital signal of emulator by adc circuit, information about power is calculated through emulator sampling, these information about power are classified and are accessed in the first register and the second register, and by described clock according to period 1 T
acalibration emulator.
In one preferably example, described first register is configured to random access electricity information, and described second register is configured to access the information about power through calibration.
In one preferably example, when described computation chip is by power reset, by reading at least one in the second register at random through calibration information about power and being covered in described first register, after making described emulator read the first register, start computation chip.
In one preferably example, described first register is configured to random access electricity information, and described second register is configured to access calibration data.
In one preferably example, when described computation chip is by power reset, by being compared by the information about power at least one calibration data in the second register and described first register, after making described emulator read the first register, start computation chip.
In one preferably example, in described computation chip, being provided with a comparison reference signal source, starting computation chip for making emulator according to fiducial value.
In one preferably example, described first register is configured to random access electricity information, and described second register is configured to access the clock calibration parameters from emulator.
In one preferably example, according to T second round
etiming parameter in information about power at least one clock calibration parameters in described second register and the first register is compared, to be carried out the clock value of computation chip described in automatic calibration by emulator.
The all operational factors of computation chip are all in register, and what register adopted is random access memory, and during power down, data can be lost.More than the original computation chip block storages of this invention, namely during power down, data are not lost, and this storer is used for depositing calibration data.When after computation chip electrification reset, operational factor returns in the data of register from storer, and computation chip is normally run, and microcontroller no longer configures computation chip by communication interface, thus computation chip realizes self-starting function.
Because computation chip is sampled from outside forceful electric power, easily be subject to external interference, thus the possibility causing register data to cause confusion, require that the parameter of computation chip needs to carry out cycle verification for this reason, realize parameter and register parameters in storer to be consistent, guarantee that computation chip normally runs, realize parameter self checking function.
Claims (12)
1. the computation chip of ammeter, it is characterized in that being made up of collection terminal, adc circuit, emulator, clock, the first register and the second register, electric network power line forceful electric power voltage and current signal is gathered by its multiple collection terminal, after being converted to the readable digital signal of emulator by adc circuit, information about power is calculated through emulator sampling, these information about power are classified and are accessed in the first register and the second register, and by described clock according to period 1 T
acalibration emulator.
2. the computation chip of ammeter according to claim 1, is characterized in that: described first register is configured to random access electricity information, and described second register is configured to access the information about power through calibration.
3. the computation chip of ammeter according to claim 1 and 2, it is characterized in that: when described computation chip is by power reset, by reading at least one in the second register at random through calibration information about power and being covered in described first register, after making described emulator read the first register, start computation chip.
4. the computation chip of ammeter according to claim 1, is characterized in that: described first register is configured to random access electricity information, and described second register is configured to access calibration data.
5. the computation chip of ammeter according to claim 1 and 4, it is characterized in that: when described computation chip is by power reset, by being compared by the information about power at least one calibration data in the second register and described first register, after making described emulator read the first register, start computation chip.
6. the computation chip of ammeter according to claim 5, is characterized in that: in described computation chip, being provided with a comparison reference signal source, starting computation chip for making emulator according to fiducial value.
7. the computation chip of ammeter according to claim 1, is characterized in that: described first register is configured to random access electricity information, and described second register is configured to access the clock calibration parameters from emulator.
8. the computation chip of ammeter according to claim 7, is characterized in that: according to T second round
etiming parameter in information about power at least one clock calibration parameters in described second register and the first register is compared, to be carried out the clock value of computation chip described in automatic calibration by emulator.
9. ammeter, is mainly made up of with the microcontroller communicated with it computation chip, it is characterized in that:
Described computation chip is made up of collection terminal, adc circuit, emulator, clock, the first register and the second register, electric network power line forceful electric power voltage and current signal is gathered by its multiple collection terminal, after being converted to the readable digital signal of emulator by adc circuit, information about power is calculated through emulator sampling, these information about power are classified and are accessed in the first register and the second register, and by described clock according to period 1 T
acalibration emulator;
Described microcontroller is configured to be communicated, only according to period 1 T by isolating optocoupler port with computation chip
aread the information about power in described first register.
10. ammeter according to claim 9, is characterized in that: described first register is configured to random access electricity information, and described second register is configured to access the information about power through calibration.
11. ammeters according to claim 9 and 10, it is characterized in that: when described computation chip is reset, by reading at least one in the second register at random through calibration information about power and being covered in described first register, after making described emulator read the first register, start computation chip.
12. ammeters according to claim 11, is characterized in that described microcontroller is configured to: only read information about power capped in described first register.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN201410529060.2A CN104280608A (en) | 2014-10-10 | 2014-10-10 | Metering chip of ammeter and ammeter |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN201410529060.2A CN104280608A (en) | 2014-10-10 | 2014-10-10 | Metering chip of ammeter and ammeter |
Publications (1)
Publication Number | Publication Date |
---|---|
CN104280608A true CN104280608A (en) | 2015-01-14 |
Family
ID=52255683
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN201410529060.2A Pending CN104280608A (en) | 2014-10-10 | 2014-10-10 | Metering chip of ammeter and ammeter |
Country Status (1)
Country | Link |
---|---|
CN (1) | CN104280608A (en) |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN107860955A (en) * | 2017-11-03 | 2018-03-30 | 华立科技股份有限公司 | The reset circuit and ammeter of ammeter |
CN117388789A (en) * | 2023-12-13 | 2024-01-12 | 青岛鼎信通讯股份有限公司 | Full-decompression detection chip and detection device for electric energy meter |
Citations (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5978741A (en) * | 1995-11-30 | 1999-11-02 | Elmore; David D. | Vacuum fixture |
CN101923112A (en) * | 2010-07-26 | 2010-12-22 | 珠海中慧微电子有限公司 | Method for managing high reliability of electric energy measurement data |
CN102004185A (en) * | 2010-12-03 | 2011-04-06 | 王淑芝 | Three-phase intelligent energy meter |
CN102411090A (en) * | 2011-12-15 | 2012-04-11 | 华立仪表集团股份有限公司 | Self-checking electronic energy meter and self-checking method thereof |
CN103605030A (en) * | 2013-11-28 | 2014-02-26 | 国家电网公司 | Chip and method for measuring power quality |
-
2014
- 2014-10-10 CN CN201410529060.2A patent/CN104280608A/en active Pending
Patent Citations (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5978741A (en) * | 1995-11-30 | 1999-11-02 | Elmore; David D. | Vacuum fixture |
CN101923112A (en) * | 2010-07-26 | 2010-12-22 | 珠海中慧微电子有限公司 | Method for managing high reliability of electric energy measurement data |
CN102004185A (en) * | 2010-12-03 | 2011-04-06 | 王淑芝 | Three-phase intelligent energy meter |
CN102411090A (en) * | 2011-12-15 | 2012-04-11 | 华立仪表集团股份有限公司 | Self-checking electronic energy meter and self-checking method thereof |
CN103605030A (en) * | 2013-11-28 | 2014-02-26 | 国家电网公司 | Chip and method for measuring power quality |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN107860955A (en) * | 2017-11-03 | 2018-03-30 | 华立科技股份有限公司 | The reset circuit and ammeter of ammeter |
CN117388789A (en) * | 2023-12-13 | 2024-01-12 | 青岛鼎信通讯股份有限公司 | Full-decompression detection chip and detection device for electric energy meter |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
CN102087606B (en) | FPGA configuration file update device | |
CN105388805B (en) | Measurement and Control System based on spi bus | |
CN106342229B (en) | The SRAM type FPGA transient ionizing radiation effect test macro of avoiding based on radiation | |
CN104280608A (en) | Metering chip of ammeter and ammeter | |
CN103983836A (en) | Electric energy meter full voltage loss detection method | |
CN104280606A (en) | Self-starting method and parameter self-calibration method of metering chip | |
CN204330881U (en) | The computation chip of ammeter | |
CN203338067U (en) | Circuit structure controlled by programming by OTP storage element in embedded system | |
CN203278863U (en) | IEC60044 message acquisition board card based on CRIO (Core-Router Integrated Overlay) platform | |
Kumar et al. | Design of real time data acquisition with multi node embedded systems | |
CN203688086U (en) | Two-line remote temperature measuring circuit based on digital temperature sensor | |
CN201887418U (en) | Power supply management module of electric energy metering chip | |
CN203645647U (en) | Discrete magnitude collection circuit with self-test function | |
CN203482212U (en) | Multirate bit error tester | |
CN205247119U (en) | Gradual signal real -time supervision device of low frequency | |
CN109256998A (en) | Control the method and system and servo motor of current of electric sampling with high precision | |
CN204925291U (en) | Circuit board falls electrical detection circuitry | |
CN103679101A (en) | Mobile phone audio frequency card reading device and system | |
CN204389714U (en) | A kind of weather monitoring instrument realizing Temperature and Humidity based on SHT2X chip | |
CN203720256U (en) | Distributed load analyzer used for power distribution system unbalanced branch circuit | |
CN202994899U (en) | Intelligent electric energy meter with clock self-correction function | |
CN105429666A (en) | Mobile terminal and cell reset circuit | |
CN105182059A (en) | Cell voltage automatic detection device for storage type underground electronic pressure gauge | |
CN203301444U (en) | Novel power-on reset circuit for Xilinx FPGA | |
CN203870983U (en) | Flash memory |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
C06 | Publication | ||
PB01 | Publication | ||
C10 | Entry into substantive examination | ||
SE01 | Entry into force of request for substantive examination | ||
CB02 | Change of applicant information |
Address after: HOLLEY Technology Park No. 181 310023 Hangzhou city Zhejiang District of Yuhang province Wuchang Avenue Applicant after: HOLLEY METERING LIMITED Address before: HOLLEY Technology Park No. 181 310023 Hangzhou city Zhejiang District of Yuhang province Wuchang Avenue Applicant before: Holley Metering Ltd. |
|
COR | Change of bibliographic data | ||
WD01 | Invention patent application deemed withdrawn after publication | ||
WD01 | Invention patent application deemed withdrawn after publication |
Application publication date: 20150114 |